Jobs
>
Santa Clara

    Senior UVM Verification Engineer - Santa Clara, CA, United States - Celestial AI

    Celestial AI
    Celestial AI Santa Clara, CA, United States

    3 weeks ago

    Default job background
    Description


    About Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress.

    The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power.

    The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.


    Job Description:


    In this role, you will be driving the verification effort and methodology while working closely with architects, designers, and ML software engineers.

    You will be creating a UVM testbench environment for a custom AI processor, including testbenches, tests, regressions, and functional coverage to achieve zero bug escapes.

    The UVM environment will co-exist with AMS testbenches to provide strong verification of the novel Celestial AI architecture that enables higher scalable performance than traditional designs.

    The extended environment you create will be used to cover iterative and fast-paced HLS-generated code.


    ESSENTIAL DUTIES AND RESPONSIBILITIES:


    Create UVM testbench Environment, interfacing with Digital AMS and SoftwareDevelop infrastructure, testbenches, tests, and coverage to ensure proper functionalityCollaborate with ASIC and software design teams to develop testplansDesign, develop, and maintain modular and reusable UVM testbenches for Celestial ML custom blocks.

    Confirm test completeness through code and functional coverageProvide technical leadership and mentoringQUALIFICATIONS:

    Requires 8+ years of experience with UVM Testbench InfrastructureIn depth knowledge of UVM testbenches, stimulus, constraints, and testingExperience with DDR, preferredExtensive experience with System Verilog, Python, and some experience with C/C++Knowledge of / Experience in Network ProtocolsExperienced with random testbench implementation, code and functional coverageSelf-motivated with strong technical skills, as well as a great team player and effective communicatorPrefer extensive knowledge of Python test infrastructure integrating Jenkins, git, JIRAExperience with PCIE, AXI-4, ARM standards beneficialExperience with formal verification preferredHistory of high quality first silicon successSome knowledge of ML, AI trends, and HW accelerator landscape, preferred.

    BSEE +10 years relevant experience. MSEE preferred.


    Location:

    San Francisco Bay Area or Orange County, CAFor California location:As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity.

    The target base salary for this role is approximately $160, $185, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.

    We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.

    Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.#LI-Onsite
  • ACL Digital

    Verification Engineer

    3 weeks ago

    ACL Digital Santa Clara, United States

    Job Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...

  • Cynet Systems Inc

    Verification Engineer

    2 weeks ago

    Cynet Systems Inc Santa Clara CA, United States Full time, contract

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...

  • Jobot

    Verification Engineer

    6 days ago

    Jobot San Jose, United States

    Come deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year ...

  • Jobot

    Verification Engineer

    6 days ago

    Jobot San Jose, United States

    Come deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...

  • Broadcom Corporation

    Verification Engineer

    2 weeks ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Broadcom Corporation

    Verification Engineer

    2 weeks ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    3 weeks ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Synopsys

    Verification Engineer

    3 weeks ago

    Synopsys Sunnyvale, United States

    Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabiliti ...

  • Mirafra Technologies

    Design Verification Engineer

    3 weeks ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • HCLTech – Engineering and R&D Services

    SOC Verification Engineer

    6 days ago

    HCLTech – Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • Ursus Inc

    Accelerator Verification Engineer

    3 weeks ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...

  • Mirafra Technologies

    Design Verification Engineer

    2 weeks ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...

  • Capgemini Engineering

    Design Verification Engineer

    2 weeks ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • NVIDIA

    Senior Verification Engineer

    3 weeks ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Penn Foster Inc

    ASIC Verification Engineer

    3 weeks ago

    Penn Foster Inc Santa Clara, United States

    The NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased ma ...

  • NVIDIA

    Senior Verification Engineer

    3 weeks ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. · The full job description covers all associated skills, previous ...

  • Mirafra Technologies

    Design Verification Engineer

    5 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Capgemini Engineering

    Design Verification Engineer

    2 weeks ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...