Jobs
>
San Jose

    Verification Engineer - San Jose, United States - Broadcom Corporation

    Broadcom Corporation
    Broadcom Corporation San Jose, United States

    4 weeks ago

    Default job background
    Description
    Please Note:

    1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

    2. If you already have a Candidate Account, please Sign-In before you apply.

    Job Description:

    The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

    The engineer will be responsible for a variety of advanced verification tasks such as: verification environment development using modern verification techniques (System Verilog and UVM); designing verification components such as UVM agents, and behavioral models; implementing coverage and assertions using System Verilog; and developing random & directed test cases against the specification. This position will also be responsible for analyzing and debugging simulation failures, as well as analyzing coverage results. Candidate must be a highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification.

    Job Requirements:
    • A Bachelor's Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
    • 8+ years relevant industry experience.
    • Experience in verifying designs at system level and block level.
    • Fluent knowledge of RTL verification methodologies including System Verilog.
    • Strong experience in ASIC design verification flows and DV methodologies
    • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.
    • Strong and independent design debugging capability.
    • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.
    • Demonstrated ability to analyze and resolve complex verification trade-off scenarios.
    • Must have legal authorization to work in the US
    The candidate should have expertise in some (or preferably all) of the following areas:
    • Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.
    • Experience working with Emulators and FPGA based prototyping a plus.
    • Familiarity with overall chip design methodologies and tools
    • Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred
    Additional Job Description:

    Compensation and Benefits

    The annual base salary range for this position is $91,200 - $178,000.

    This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

    Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

    Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

    If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Synapse Design Inc.

    Design Verification Engineer

    2 weeks ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...

  • Intelliswift Software

    Design Verification Engineer

    1 week ago

    Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • Mastech Digital

    Design Verification Engineer

    1 day ago

    Mastech Digital San Jose, United States

    Job Title: DV Engineer (Junior Level) · Location: San Jose, CA or San Diego, CA (Hybrid) · Contract Role · Requirement: · At least 3-4 years' experience required in abstract level · Jr level candidates - knowledge in UVM , System Verilog/Verilog. · BS/MS/PhD (or equivalent exper ...

  • AMD

    Design Verification Engineer

    1 week ago

    AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...

  • IC Resources

    Senior Verification Engineer

    3 weeks ago

    IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...

  • Intelliswift Software

    Design Verification Engineer

    6 days ago

    Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...

  • Acceler8 Talent

    Design Verification Engineer

    6 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...

  • The Ash Group

    Design Verification Engineer

    5 days ago

    The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...

  • Synapse Design Inc.

    Physical Verification Engineer

    1 day ago

    Synapse Design Inc. San Jose, United States

    Job Responsibilities: · •Own physical convergence(DRC/LVS/ERC/softcheck/ESD/PERC) closure of a complex subsystem in PnR and calibre signoff tools. · •Strong scripting skills in calibre. · •Deep understanding on DRC, LVS, ERC, PERC runset files and signoff methodology. · •DRC, LV ...

  • Broadcom Corporation

    Principal Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...

  • Bayone

    Design Verification Engineer

    1 week ago

    Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...

  • IC Resources

    Design Verification Engineer

    1 week ago

    IC Resources San Jose, United States

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full remo ...

  • HCLTech – Engineering and R&D Services

    SOC Verification Engineer

    3 weeks ago

    HCLTech – Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • Acceler8 Talent

    Design Verification Engineer

    3 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a ke ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Capgemini Engineering

    Design Verification Engineer

    3 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Cisco

    ASIC Verification Engineer

    1 week ago

    Cisco San Jose, United States

    Who We Are · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of var ...

  • GAC Solutions

    Design Verification Engineer

    2 weeks ago

    GAC Solutions Santa Clara, United States

    Title - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...

  • infinity Solutions

    Design Verification Engineer

    3 weeks ago

    infinity Solutions San Jose, United States

    Job Description · Job DescriptionHi, · Please share your resume at if interested in the below role. · Job Title: Design Verification Engineer · Locations: San Jose, CA · Type of hire: Contract · Job Description: · Education Requirements · BS/MS in EE/CE, plus 7+ years of Design ...