-
Accelerator Verification Engineer
3 weeks ago
Ursus Inc Santa Clara, United StatesJOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...
-
Design Verification Engineer
4 days ago
GAC Solutions Santa Clara, United StatesTitle - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...
-
Verification Engineer
3 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Verification Engineer
1 week ago
Jobot San Jose, United StatesCome deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...
-
Verification Engineer
2 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...
-
Design Verification Engineer
1 week ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
DFT Verification Engineer
3 weeks ago
Ursus Inc Santa Clara, United StatesJOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large languag ...
-
Design Verification Engineer
3 weeks ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Design Verification Engineer
4 weeks ago
Zenex Partners San Jose, United StatesPosition Title: Design Verification Engineer (GPU Subsystems) · Department: Technical · Location: San Jose, California, United States · Position Type: Extendable contact for 12 month · Role type : W2, C2C and 1099 · Description: As a Design Verification Engineer, you will play a ...
-
Design Verification Engineer
2 weeks ago
Ampcus Santa Clara, United StatesRole: Design Verification Engineer · Work Location: Santa Clara, CA · Background check: Mandatory · Meet and great: Mandatory · JOB DESCRIPTION: · Responsibilities: · • Architect and Create verification environments using System-Verilog and Universal verification methodolog ...
-
Design Verification Engineer
3 weeks ago
Capgemini Engineering Santa Clara, United StatesJob Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...
-
Senior Verification Engineer
1 week ago
IC Resources San Jose, United States Full timeJoin one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...
-
Senior Verification Engineer
3 weeks ago
SiFive Santa Clara, United StatesAbout SiFive · As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are co ...
-
Formal Verification Engineer
3 weeks ago
NVIDIA Santa Clara, United StatesAs a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure d ...
-
Design Verification Engineers
3 weeks ago
Tachyum Santa Clara, United StatesWe are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...
-
DFT Verification Engineer
2 weeks ago
Ursus Inc Santa Clara, United StatesJOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large language ...
-
Design Verification Engineer
17 hours ago
AMD San Jose, United States Full time· WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...
-
Senior Verification Engineer
1 week ago
NVIDIA Santa Clara, United StatesNVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are work-flex, family and diverse team NVIDIA invention of the GPU in 1999 accelerated the growth of the PC gaming market, ...
-
CPU Verification Engineer
4 weeks ago
Ampere Computing Santa Clara, United StatesJob Description · Job DescriptionDesign Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. · The DV team at Ampere Computing comprises of stella ...
-
Design Verification Engineer
4 days ago
Synapse Design Inc. San Jose, United StatesSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...
ASIC Verification Engineer - Santa Clara, United States - Penn Foster Inc
Description
The NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased many folds. This requires sophisticated verification techniques to deliver a bug free clock design that go into our chips.The chips power our product lines ranging from Data Centers, Consumer graphics to Self-driving cars and the growing field of artificial intelligence.
Modern clocking verification solutions need to be innovative, ensure quality in covering the sophisticated design specifications and balance the constraints on infrastructure, re-usability, testing speed and multi-platform support.
What you'll be doing:
Own validation of Clocking structures in Tegra and GPU ASIC products from start to finish, including test plan development, automation, validation flows development, coverage metrics, test execution, bug identification/fix and productization.
Hands on industry-standard tools and innovative verification methodologies. This includes coding in System Verilog, UVM, C++, Perl, Python and NVIDIA custom compilers and tools.
Partnering closely with our design team to understand our architecture and the collaborate with Quality Assurance engineers to deliver great test coverage and improve the Hardware quality.
Coordinate with internal and external teams across time zones.What we need to see:
BS or MS in Electrical/Computer Engineering, or equivalent experience.
Good understanding of Logic Design and Architecture.
Exposure to design and verification tools (VCS or equivalent simulator tools; debug tools like Verdi, Debussy, GDB).
Background in building testbench environments for unit level verification.
Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies (UVM).
Strong coding skills in System Verilog, scripting languages (Perl/python) and C++.
Ability to collaborate and work with multiple groups.
Ways to stand out from the crowd:
Passion for Verification and desire to break things highly desireable.
Prior Verification experience is highly desireable.
We have some of the most forward-thinking and hardworking people in the world working for us and, due to outstanding growth, our world-class engineering teams are growing fast.
If you are creative, curious, and motivated with real passion for technology, we want to hear from youThe base salary range is $92,000 - $172,500. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
You will also be eligible for equity and
benefits
.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer.
As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
#J-18808-Ljbffr