Mahantesh Udikeri

• Around 20+ years of Industry experience involved in VLSI Functional Verification using with System Verilog UVM/VMM, Specman, Verilog.
• Building pre-silicon verification environments from scratch for IP/SubSystem/SOC using the verification languages as Systemverilog (UVM and VMM based Methodology), Specman (i.e eRM based methodology), Verilog and c. Used the Constrained Random Verification and Coverage driven Verification Methodology.
• Verilog, Verilog PLI, C and TCL based Verification.
• Mixed Signal Verification and written a basic Verilog based Analog Models.
• ATE Pattern Generation and support the ATE Engineers.
• DDR3, AXI, SPI, JTAG, UART, I2C, AHB, APB, Super Hyway, PCI.
• Building and Managing ASIC Verification Teams, interacting across multiple locations and groups. 

• Around 20+ years of Industry experience involved in VLSI Functional Verification using with System Verilog UVM/VMM, Specman, Verilog.
• Building pre-silicon verification environments from scratch for IP/SubSystem/SOC using the verification languages as Systemverilog (UVM and VMM based Methodology), Specman (i.e eRM based methodology), Verilog and c. Used the Constrained Random Verification and Coverage driven Verification Methodology.
• Verilog, Verilog PLI, C and TCL based Verification.
• Mixed Signal Verification and written a basic Verilog based Analog Models.
• ATE Pattern Generation and support the ATE Engineers.
• DDR3, AXI, SPI, JTAG, UART, I2C, AHB, APB, Super Hyway, PCI.
• Building and Managing ASIC Verification Teams, interacting across multiple locations and groups. 

Helping in hiring the proper resources for the project, identifying the requirement and working with HR to interview and recruit new engineers.

Bachelor of Engineering in Electrical and Electronics.