Mahantesh Udikeri
Engineering / Architecture
About Mahantesh Udikeri:
- Around 20+ years of Industry experience involved in VLSI Functional Verification using with System Verilog UVM/VMM, Specman, Verilog.
- Building pre-silicon verification environments from scratch for IP/SubSystem/SOC using the verification languages as Systemverilog (UVM and VMM based Methodology), Specman (i.e eRM based methodology), Verilog and c. Used the Constrained Random Verification and Coverage driven Verification Methodology.
- Verilog, Verilog PLI, C and TCL based Verification.
- Mixed Signal Verification and written a basic Verilog based Analog Models.
- ATE Pattern Generation and support the ATE Engineers.
- DDR3, AXI, SPI, JTAG, UART, I2C, AHB, APB, Super Hyway, PCI.
- Building and Managing ASIC Verification Teams, interacting across multiple locations and groups.
Experience
- Around 20+ years of Industry experience involved in VLSI Functional Verification using with System Verilog UVM/VMM, Specman, Verilog.
- Building pre-silicon verification environments from scratch for IP/SubSystem/SOC using the verification languages as Systemverilog (UVM and VMM based Methodology), Specman (i.e eRM based methodology), Verilog and c. Used the Constrained Random Verification and Coverage driven Verification Methodology.
- Verilog, Verilog PLI, C and TCL based Verification.
- Mixed Signal Verification and written a basic Verilog based Analog Models.
- ATE Pattern Generation and support the ATE Engineers.
- DDR3, AXI, SPI, JTAG, UART, I2C, AHB, APB, Super Hyway, PCI.
- Building and Managing ASIC Verification Teams, interacting across multiple locations and groups.
Helping in hiring the proper resources for the project, identifying the requirement and working with HR to interview and recruit new engineers.
Education
Bachelor of Engineering in Electrical and Electronics.
Professionals in the same Engineering / Architecture sector as Mahantesh Udikeri
Professionals from different sectors near Santa Clara, Santa Clara
Jobs near Santa Clara, Santa Clara
-
Design Verification Engineer
1 month ago
Intelliswift - An LTTS Company Sunnyvale, CAASIC Design Verification Engineer for L&T Technology Services in Sunnyvale, California. · ...
-
Lead Verification Engineer
1 month ago
Quest Global Sunnyvale, CAQuest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
-
System DV Engineer
1 day ago
Micron Technology San JoseDevelop and enhance DV environments using advanced UVM and simulation methodologies Collaborate with AI teams to introduce ML-driven automation and workflow innovation Identify opportunities to improve verification flows and system-level integration Build and maintain models BFMs ...