Jobs
>
Santa Clara

    Senior Verification Engineer - Santa Clara, United States - NVIDIA

    NVIDIA
    NVIDIA Santa Clara, United States

    1 week ago

    Default job background
    Description


    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's.

    This position offers the opportunity to have real impact in a multi-layered and dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

    We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

    We are a team of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking NVIDIA automotive and gaming console chips.

    We specifically focus on the backbone IPs for an ARM based System on-chip.


    What Youll Be Doing:


    As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading SOCsVerification of the ASIC design, architecture, golden models, and micro-architecture using sophisticated verification methodologies such as UVM.Understand the design, define the verification scope, develop the verification infrastructure, and verify the correctness of the designCollaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.


    What We Need to See:


    BS or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science or related degree required, advanced degrees (MS, PhD) a plus.4+ years of experience in ASIC verification-related fields at IP and SOC level.

    Experience in writing UVM testbench from scratch and applying constraint random methodology in UVM test environment.
    Highly proficient in C/C++ and able to write C/C++ models for simulation.
    Experience with assertion-based design checks, code coverage, functional coverage, test plan, and documentation.
    Display strong debugging and analytical skills.
    Prior experience with arbiters and/or interconnect networks is desirable.
    Good scripting abilities in Perl/Python/TCL are good to have.
    Strong communication skills and ability & desire to work as a great teammate are huge plus.
    Experience in Testbench Build flows and Makefiles is a plus.

    Ways You Can Stand Out From The Crowd:
    UVM knowledge and SOC verification experience.
    Ambitious and highly motivated to solve problems.
    NVIDIA is widely considered to be one of the technology worlds most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you.
    The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
    You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer.

    As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.


    SummaryLocation:

    US, CA, Santa ClaraType:
    Full time
  • ACL Digital

    Verification Engineer

    1 week ago

    ACL Digital Santa Clara, United States

    Job Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...

  • Cynet Systems Inc

    Verification Engineer

    6 days ago

    Cynet Systems Inc Santa Clara CA, United States Full time, contract

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...

  • Broadcom Corporation

    Verification Engineer

    4 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    3 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Capgemini Engineering

    Design Verification Engineer

    3 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Synopsys

    Verification Engineer

    1 week ago

    Synopsys Sunnyvale, United States

    Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabiliti ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Tegra page is loaded · Senior Verification Engineer - Tegra · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · JR · We are now looking for a Senior Verification Enginee ...

  • Ursus Inc

    Accelerator Verification Engineer

    1 week ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Ursus Inc

    Accelerator Verification Engineer

    2 days ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: · Accelerator Verification Engineer · LOCATION: · (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and cre ...

  • Capgemini Engineering

    Design Verification Engineer

    2 days ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Ampcus

    Design Verification Engineer

    20 hours ago

    Ampcus Santa Clara, United States

    Role: Design Verification Engineer · Work Location: Santa Clara, CA · Background check: Mandatory · Meet and great: Mandatory · JOB DESCRIPTION: · Responsibilities: · • Architect and Create verification environments using System-Verilog and Universal verification methodolog ...

  • Penn Foster Inc

    ASIC Verification Engineer

    1 week ago

    Penn Foster Inc Santa Clara, United States

    The NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased ma ...

  • Mirafra Technologies

    Design Verification Engineer

    4 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...

  • Ursus Inc

    DFT Verification Engineer

    2 days ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large language ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. · The full job description covers all associated skills, previous ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Displays page is loaded · Senior Verification Engineer - Displays · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted Today · job requisition id · JR · We are looking for a Senior Verification Engineer t ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer · NVIDIA is currently seeking a Verification Engineer with strong CPU, Memory subsystem, and Verification fundamentals to work in our CPU team. This position offers the opportunity to have real impact in a progressive, techno ...