Jobs
>
Santa Clara

    UVM Verification Engineer - Santa Clara, United States - Celestial AI

    Celestial AI
    Celestial AI Santa Clara, United States

    1 week ago

    Default job background
    Description
    About Celestial AI

    As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.

    Job Description:

    In this role, you will be creating UVM testbenches for a custom AI processor, as well as tests, regressions, and functional coverage to achieve zero bug escapes. You will interface with the designers to develop the test plans, and from that develop testcases and coverage to thoroughly verify the RTL. Your regressions will grow to cover the full functionality of the design relative to the architectural simulator, and will include corner case testing for the more challenging cases. Your test and coverage reviews will ensure key coverage.

    ESSENTIAL DUTIES AND RESPONSIBILITIES:
    • Create UVM testbenches, tests, and constraints to ensure design correctness
    • Design, develop, and maintain modular and reusable UVM testbenches for blocks
    • Collaborate with colleagues to develop test plans
    • Create randomized tests, adding constraints and directed tests to fully cover functionality
    • Confirm test completeness through code and functional coverage
    • Review testbenches, tests, and coverage with designers, architects, and SW engineers
    • Integrate tests and coverage within full environment
    • Test ML scenarios and use cases
    QUALIFICATIONS:
    • Requires 4+ years of experience with UVM Testbench Infrastructure
    • Familiarity and experience with UVM testbenches, stimulus, constraints, and testing
    • Experience with DDR, preferred
    • Experience with System Verilog and Python
    • Understanding of constrained random testing, as well as corner case testing
    • Experience with code and functional coverage
    • Knowledge of / Experience in Network Protocols
    • Self-motivated with strong technical skills and a growth mindset
    • Great team player and effective communicator
    • Prefer familiarity with Jenkins, git, JIRA
    • Some knowledge of ML, AI trends, and HW accelerator landscape, preferred
    • BSEE +4 years' experience. MSEE preferred.
    Location: San Francisco Bay Area or Orange County, CA

    For California location:

    As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $135, $155, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.

    We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.

    Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.

    #LI-Onsite
  • ACL Digital

    Verification Engineer

    1 week ago

    ACL Digital Santa Clara, United States

    Job Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...

  • Cynet Systems Inc

    Verification Engineer

    6 days ago

    Cynet Systems Inc Santa Clara CA, United States Full time, contract

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...

  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    4 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    3 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Synopsys

    Verification Engineer

    1 week ago

    Synopsys Sunnyvale, United States

    Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabiliti ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Mirafra Technologies

    Design Verification Engineer

    4 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • SiFive

    Senior Verification Engineer

    6 days ago

    SiFive Santa Clara, United States

    About SiFive · As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are co ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Displays page is loaded · Senior Verification Engineer - Displays · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted Today · job requisition id · JR · We are looking for a Senior Verification Engineer t ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer · NVIDIA is currently seeking a Verification Engineer with strong CPU, Memory subsystem, and Verification fundamentals to work in our CPU team. This position offers the opportunity to have real impact in a progressive, techno ...

  • J&J Family of Companies

    Systems Verification Engineer

    1 day ago

    J&J Family of Companies Santa Clara, United States

    Systems Verification Engineer W · Description · Description · Robotics & Digital Surgery, part of the Johnson & Johnson family of companies, is recruiting for a Systems Verification Engineer, located in Santa Clara, CA. · At Johnson & Johnson, we believe health is everything. Our ...

  • Tachyum

    Design Verification Engineers

    1 week ago

    Tachyum Santa Clara, United States

    We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...

  • Capgemini Engineering

    Design Verification Engineer

    2 days ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Ursus Inc

    DFT Verification Engineer

    2 days ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large language ...

  • Capgemini Engineering

    Design Verification Engineer

    3 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Ampere

    CPU Verification Engineer

    6 days ago

    Ampere Santa Clara, United States

    Design Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. · The DV team at Ampere Computing comprises of stellar folks who have dedicated thems ...

  • Ursus Inc

    Accelerator Verification Engineer

    1 week ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...