Jobs
>
Santa Clara

    Senior Principal Design Verification Engineer - Santa Clara, United States - Astera Labs

    Astera Labs
    Astera Labs Santa Clara, United States

    2 days ago

    Default job background
    Description

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with hyperscalers and the data center ecosystem, we are an innovation leader of products that are flexible, interoperable, and reliable. We are headquartered in the heart of California's Silicon Valley, with R&D centers and offices in Taiwan, China, Vancouver and Toronto, Canada, and Haifa, Israel.

    We are looking for Senior Principal Design Verification Engineers with proven experience in working on industry standard protocols such as PCIe/CXL/Ethernet. Using your coding and protocol expertise, you will contribute to the functional verification of the designs from coming up with block level and system level verification plan to writing test sequences, test execution, collecting and closing coverage.

    Basic qualifications

    • Strong academic and technical background in electrical engineering. At minimum, a Bachelor's in EE is required and Masters degree preferred.
    • ≥12 years' experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
    • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer meetings in advance, and to work with minimal guidance and supervision.
    • Knowledge of industry-standard simulators, revision control systems, and regression systems
    • Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind
    • Authorized to work in the US and start immediately.
    Required Experience
    • Experience with interpreting PCIe/CXL standard protocol specifications to come up with verification plan and execute them in simulation environments.
    • Must be able to work independently to develop test-plans, and related test-sequences in UVM to generate stimuli and work collaboratively with RTL designers to debug failures.
    • Develop user-controlled random constraints in transaction-based verification methodology. Experience writing assertions, cover properties and analyzing coverage data.
    • Must have prior experience using Verification IPs from 3rd party vendors for PCIe/CXL (with focus on Gen3 or above)
    • Develop VIP abstraction layers for sequences to simplify and scale verification deployments.
    • Currently based locally or open to relocation.
    Preferred Experience
    • Transaction Layer verification expertise in PCIe /CXL protocol
    • Experience with compliance at the physical and transaction layers for PCIe/CXL endpoints or root ports.
    • Experience in analyzing performance metrics of CXL/PCIe
    • Experience in system level verification for PCIe/CXL
    The base salary range is $184,000.00 USD - $260,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

    We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
  • ACL Digital

    Verification Engineer

    4 days ago

    ACL Digital Santa Clara, United States

    Job Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...

  • Cynet Systems Inc

    Verification Engineer

    11 hours ago

    Cynet Systems Inc Santa Clara CA, United States Full time, contract

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...

  • Broadcom Corporation

    Verification Engineer

    2 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Capgemini Engineering

    Design Verification Engineer

    5 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • NVIDIA

    Senior Verification Engineer

    1 day ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Tegra page is loaded · Senior Verification Engineer - Tegra · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · JR · We are now looking for a Senior Verification Enginee ...

  • Ursus Inc

    Accelerator Verification Engineer

    4 days ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: · Accelerator Verification Engineer · LOCATION: · (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and cre ...

  • Mirafra Technologies

    Design Verification Engineer

    2 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • NVIDIA

    Senior Verification Engineer

    2 days ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Synopsys

    Verification Engineer

    6 days ago

    Synopsys Sunnyvale, United States

    Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabiliti ...

  • NVIDIA

    Formal Verification Engineer

    1 day ago

    NVIDIA Santa Clara, United States

    As a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure d ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    NVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are work-flex, family and diverse team NVIDIA invention of the GPU in 1999 accelerated the growth of the PC gaming market, ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...

  • NVIDIA

    Senior Verification Engineer

    4 days ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra group · NVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a mu ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Displays page is loaded · Senior Verification Engineer - Displays · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted Today · job requisition id · JR · We are looking for a Senior Verification Engineer t ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer · NVIDIA is currently seeking a Verification Engineer with strong CPU, Memory subsystem, and Verification fundamentals to work in our CPU team. This position offers the opportunity to have real impact in a progressive, techno ...

  • Arista Networks, Inc.

    FPGA Verification Engineer

    4 days ago

    Arista Networks, Inc. Santa Clara, United States

    Company DescriptionArista Networks is a fast-growing company and an industry leader in the ethernet switch industry. · Submit your CV and any additional required information after you have read this description by clicking on the application button. · Our switch systems have to ...

  • NVIDIA

    Senior Verification Engineer

    2 days ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Intel

    Design Verification Engineer

    1 week ago

    Intel Santa Clara, United States

    **Job Description** · **Do Something Wonderful** · Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea ...

  • Tachyum

    Design Verification Engineers

    2 days ago

    Tachyum Santa Clara, United States

    We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...

  • Nvidia

    Senior Verification Engineer

    3 days ago

    Nvidia Santa Clara, CA, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi ...