Jobs
>
Santa Clara

    FPGA Verification Engineer - Santa Clara, United States - Arista Networks

    Arista Networks
    Arista Networks Santa Clara, United States

    5 days ago

    Default job background
    Description

    Job Description

    Job DescriptionCompany Description

    Arista Networks is a fast-growing company and an industry leader in the ethernet switch industry. Our switch systems have touched every corner of the market - from the data centers of the world's largest cloud-computing companies, to your local university's server room, and every application in between. We design virtually all of the hardware and software that goes into our products and it's a badge we wear proudly. This wouldn't be possible without the likes of talented engineers who are given the opportunity to fully lead their own projects and the freedom to think outside the box. Whether you are an intern, a junior engineer or someone who's been around the block, one thing is for certain - you will leave your mark.

    **This position requires to be onsite in Santa Clara, CA**

    Job Description

    We are looking for a motivated individual to join our FPGA Design Team at our headquarters in Santa Clara, CA, in the heart of Silicon Valley. In this position, you will be responsible for designing test bench, simulating, and testing FPGA RTL code that forms the backbone of our next generation systems.

    Job Responsibilities:

    • Create and maintain test benches in Verilog/SystemVerilog
    • Create BFM, RTL models for new and existing designs
    • Develop the verification test plans and test cases
    • Review the design functional coverage

    Concepts and Skills:

    • Data and control architectures of a modern ethernet switch, including chip IO interfaces such as Interlaken, Ethernet PHY/MAC, PCIe, SMBus, SPI, MDIO, JTAG, etc.
    • Protocols using Ethernet, such as PTP, SFlow, POE, etc.
    • Simulation software for FPGA functional verification
    Qualifications
    • 2-4 years of designing Verilog/SystemVerilog RTL code
    • Proficient in design verification tools and languages (SystemVerilog, SVA, Modelsim, Perl, Python, Unix shell scripts)
    • Experience in the chip level verification environment setups, code/functional coverage collection
    • Motivated, passionate, with sense of urgency and commitment to achieve the targeted goals
    • Strong scripting, debugging and problem solving skills
    • Excellent in-person, video, and written communication skills
    Additional Information

    The new hire base pay for this role has a salary range of $130,000 to $180,000. The actual salary offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and US location. The salary range provided reflects the base salary and in addition may also be eligible for discretionary Arista bonuses, commissions, equity, and benefits including medical, dental, vision, well-being, tax savings, and income protection.

    All your information will be kept confidential according to EEO guidelines.

  • ACL Digital

    Verification Engineer

    1 week ago

    ACL Digital Santa Clara, United States

    Job Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...

  • Cynet Systems Inc

    Verification Engineer

    6 days ago

    Cynet Systems Inc Santa Clara CA, United States Full time, contract

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...

  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    4 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    3 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Synopsys

    Verification Engineer

    1 week ago

    Synopsys Sunnyvale, United States

    Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabiliti ...

  • Mirafra Technologies

    Design Verification Engineer

    4 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • SiFive

    Senior Verification Engineer

    6 days ago

    SiFive Santa Clara, United States

    About SiFive · As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are co ...

  • Capgemini Engineering

    Design Verification Engineer

    2 days ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Displays page is loaded · Senior Verification Engineer - Displays · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted Today · job requisition id · JR · We are looking for a Senior Verification Engineer t ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer · NVIDIA is currently seeking a Verification Engineer with strong CPU, Memory subsystem, and Verification fundamentals to work in our CPU team. This position offers the opportunity to have real impact in a progressive, techno ...

  • J&J Family of Companies

    Systems Verification Engineer

    1 day ago

    J&J Family of Companies Santa Clara, United States

    Systems Verification Engineer W · Description · Description · Robotics & Digital Surgery, part of the Johnson & Johnson family of companies, is recruiting for a Systems Verification Engineer, located in Santa Clara, CA. · At Johnson & Johnson, we believe health is everything. Our ...

  • Tachyum

    Design Verification Engineers

    1 week ago

    Tachyum Santa Clara, United States

    We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra groupNVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi- ...

  • Ampere

    CPU Verification Engineer

    6 days ago

    Ampere Santa Clara, United States

    Design Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. · The DV team at Ampere Computing comprises of stellar folks who have dedicated thems ...

  • Capgemini Engineering

    Design Verification Engineer

    3 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    We are now looking for a Senior Verification Engineer for our Tegra group · NVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a mu ...

  • Ursus Inc

    Accelerator Verification Engineer

    1 week ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...