-
Design Verification Engineer
17 hours ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Verification Engineer
2 weeks ago
Jobot San Jose, United StatesCome deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...
-
Design Verification Engineer
1 week ago
GAC Solutions Santa Clara, United StatesTitle - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...
-
Verification Engineer
3 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Verification Engineer
2 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...
-
Verification Engineer
1 day ago
Collabera Sunnyvale, United States· Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 27 days, 3 hours left · Apply · Job Summary: · Working under limited supervision, performs moderate risk/mo ...
-
Design Verification Engineer
3 weeks ago
Capgemini Engineering Santa Clara, United StatesJob Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...
-
Senior Verification Engineer
2 days ago
NVIDIA Santa Clara, United StatesWe are now looking for a Senior Verification Engineer for our Tegra group · NVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a m ...
-
Senior Verification Engineer
2 weeks ago
IC Resources San Jose, United States Full timeJoin one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...
-
Verification Engineer
3 days ago
Collabera Sunnyvale, United StatesHome · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 26 days, 3 hours left · Apply · Job Summary:Working under limited supervision, performs moderate risk/moderat ...
-
Design Verification Engineer
1 week ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
DFT Verification Engineer
3 weeks ago
Ursus Inc Santa Clara, United StatesJOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large languag ...
-
ASIC Verification Engineer
17 hours ago
Penn Foster Inc Santa Clara, United StatesThe NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased ma ...
-
Design Verification Engineer
1 day ago
Trilyon, Inc. Santa Clara, United StatesJob Description · Job DescriptionFor over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Learning ...
-
Design Verification Engineer
3 weeks ago
Ampcus Santa Clara, United StatesRole: Design Verification Engineer · Work Location: Santa Clara, CA · Background check: Mandatory · Meet and great: Mandatory · JOB DESCRIPTION: · Responsibilities: · • Architect and Create verification environments using System-Verilog and Universal verification methodolog ...
-
Senior Verification Engineer
1 week ago
NVIDIA Santa Clara, United StatesNVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are work-flex, family and diverse team NVIDIA invention of the GPU in 1999 accelerated the growth of the PC gaming market, ...
-
DFT Verification Engineer
3 weeks ago
Ursus Inc Santa Clara, United StatesJOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large language ...
-
Design Verification Engineer
1 week ago
Synapse Design Inc. San Jose, United StatesSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...
-
Formal Verification Engineer
3 weeks ago
NVIDIA Santa Clara, United StatesAs a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure d ...
-
Senior Verification Engineer
4 weeks ago
SiFive Santa Clara, United StatesAbout SiFive · As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are co ...
DFT Verification Engineer - Santa Clara, United States - Ursus Inc
Description
JOB TITLE:
DFT Verification Engineer
TOP 3 SKILLS:
DFT/Mbist, Scan Insertion, Design Verification
LOCATION:
Santa Clara, CA or Austin,
TX
DURATION:
Direct
RATE RANGE:
$160,000 - $200,000
SUMMARY:
Rivos supports the intense requirements of the large language models and data analytics that will remake the enterprise, by providing the full solution of optimized chips combining RISC-V CPUs and a Data Parallel Accelerator, a reference multi-chip OCP modular server, and a full firmware-to-application open software stack.
RESPONSIBILITIES:
Define
DFT strategy and methodologiesDesign the
DFT features
Define test structures, debug structures, and test plans
Create test vectors or oversee their creationCollaborate with physical design team to close requirements
Validate
DFT requirements are being metWork with designers to increase test coverage, debug observability and flexibility
Verify post-PD designs meet
DFT requirements
Work with verification engineers, stepping in to do run tests when needed
QUALIFICATIONS:
3 to 6 years of experience
DFT
Scan Insertion
JTAG
i
JTAG
MBist
SSN (stream network)
SMS
Some Design Verification experience
UVM
System Verilog programming
Experience working with test benches
IND123
#J-18808-Ljbffr