Jobs
>
Santa Clara

    Senior Verification Engineer - Santa Clara, United States - NVIDIA

    NVIDIA
    NVIDIA Santa Clara, United States

    1 week ago

    Default job background
    Description

    We are now looking for a Senior Verification Engineer for our Tegra group

    NVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multi-layered and dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

    We are a team of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking NVIDIA automotive and gaming console chips. We specifically focus on the backbone IPs for an ARM based System on-chip.

    What You'll Be Doing:

    • As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading SOCs
    • Verification of the ASIC design, architecture, golden models, and micro-architecture using sophisticated verification methodologies such as UVM.
    • Understand the design, define the verification scope, develop the verification infrastructure, and verify the correctness of the design
    • Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.

    What We Need to See

    • BS or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science or related degree required, advanced degrees (MS, PhD) a plus.
    • 4+ years of experience in ASIC verification-related fields at IP and SOC level.
    • Experience in writing UVM testbench from scratch and applying constraint random methodology in UVM test environment.
    • Highly proficient in C/C++ and able to write C/C++ models for simulation.
    • Experience with assertion-based design checks, code coverage, functional coverage, test plan, and documentation.
    • Display strong debugging and analytical skills.
    • Prior experience with arbiters and/or interconnect networks is desirable.
    • Good scripting abilities in Perl/Python/TCL are good to have.
    • Strong communication skills and ability & desire to work as a great teammate are huge plus.
    • Experience in Testbench Build flows and Makefiles is a plus.

    Ways You Can Stand Out From The Crowd

    • UVM knowledge and SOC verification experience.
    • Ambitious and highly motivated to solve problems.

    NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you.

    The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

    You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.

    NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Capgemini Engineering

    Design Verification Engineer

    11 hours ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • HCLTech – Engineering and R&D Services

    SOC Verification Engineer

    2 weeks ago

    HCLTech – Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • GAC Solutions

    Design Verification Engineer

    2 weeks ago

    GAC Solutions Santa Clara, United States

    Title - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...

  • Broadcom Corporation

    Verification Engineer

    6 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Collabera

    Verification Engineer

    1 week ago

    Collabera Sunnyvale, United States

    · Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 27 days, 3 hours left · Apply · Job Summary: · Working under limited supervision, performs moderate risk/mo ...

  • Penn Foster Inc

    ASIC Verification Engineer

    1 week ago

    Penn Foster Inc Santa Clara, United States

    The NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased ma ...

  • NVIDIA

    Senior Verification Engineer

    3 days ago

    NVIDIA Santa Clara, United States

    Senior Verification Engineer - Tegra page is loaded · Senior Verification Engineer - Tegra · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · JR · We are now looking for a Senior Verification Enginee ...

  • NVIDIA

    ASIC Verification Engineer

    1 day ago

    NVIDIA Santa Clara, United States

    ASIC Verification Engineer - GPU page is loaded · ASIC Verification Engineer - GPU · Apply · locations · US, CA, Santa Clara · US, TX, Austin · US, NC, Durham · time type · Full time · posted on · Posted Yesterday · job requisition id · JR · NVIDIA is seeking elite A ...

  • Ampcus

    Design Verification Engineer

    4 weeks ago

    Ampcus Santa Clara, United States

    Role: Design Verification Engineer · Work Location: Santa Clara, CA · Background check: Mandatory · Meet and great: Mandatory · JOB DESCRIPTION: · Responsibilities: · • Architect and Create verification environments using System-Verilog and Universal verification methodolog ...

  • Capgemini Engineering

    Design Verification Engineer

    6 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level ...

  • Trilyon, Inc.

    Design Verification Engineer

    1 week ago

    Trilyon, Inc. Santa Clara, United States

    Job Description · Job DescriptionFor over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Learning ...

  • Trilyon, Inc.

    Design Verification Engineer

    3 days ago

    Trilyon, Inc. Santa Clara, United States

    Job Description · Job Description · For over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Lea ...

  • HCLTech Engineering and R&D Services

    SOC Verification Engineer

    13 hours ago

    HCLTech Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • Mirafra Technologies

    Design Verification Engineer

    3 hours ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Arista Networks, Inc.

    FPGA Verification Engineer

    3 hours ago

    Arista Networks, Inc. Santa Clara, United States

    Company Description · Arista Networks is a fast-growing company and an industry leader in the ethernet switch industry. Our switch systems have touched every corner of the market - from the data centers of the world's largest cloud-computing companies, to your local university's ...

  • Capgemini Engineering

    Design Verification Engineer

    3 hours ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Acceler8 Talent

    Design Verification Engineer

    3 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...

  • NVIDIA

    Senior Verification Engineer

    2 weeks ago

    NVIDIA Santa Clara, United States

    NVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are work-flex, family and diverse team NVIDIA invention of the GPU in 1999 accelerated the growth of the PC gaming market, ...

  • Synapse Design Inc.

    Design Verification Engineer

    2 weeks ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...