- If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
- If you already have a Candidate Account, please Sign-In before you apply.
- Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification
- Very proficient in System Verilog and Verification Methodologies like UVM/VMM
- Good debug skills in analyzing regression failures and understanding of complex designs
- A good understanding of a layered complex protocols like PCI Express or other multi-layered protocol
- Work with the team and mentor junior engineers
- Scripting knowledge of Python or Perl
- Comfort with Makefiles
- Experience with Verifying with other protocols like AXI
-
Verification Engineer
3 days ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Verification Engineer
2 days ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...
-
Verification Engineer
1 week ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Verification Engineer
1 week ago
ACL Digital Santa Clara, United StatesJob Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where the ...
-
Verification Engineer
5 days ago
Cynet Systems Inc Santa Clara CA, United States Full time, contractJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller · • Significant UVM SystemVerilog experience in complex test-benches · • Experience working with DRAM controller PHYs memory models is prefe ...
-
Design Verification Engineer
1 week ago
Intelliswift Software Inc San Jose, United StatesDesign Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...
-
Design Verification Engineer
4 days ago
Theery San Jose, United StatesCompany Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We ...
-
ASIC Verification Engineer
1 week ago
European Recruitment San Jose, United StatesASIC Verification Engineer- System Verilog / UVM /RTL logic Design · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in ...
-
Design Verification Engineer
6 days ago
Acceler8 Talent San Jose, United StatesDesign Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...
-
Design Verification Engineer
1 week ago
Synapse Design San Jose, United StatesSynapse Design is looking forward to hire Design Verification Engineer expert. · Experience:: +10 years · Requirements: · Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. · Proficient in debugging complex SOC or CPU core designs involvin ...
-
Design Verification Engineer
1 week ago
Verilab San Jose, United StatesJob Summary · We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video ...
-
IC Verification Engineer
3 days ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: Job duties include: · Archi ...
-
Formal Verification Engineer
1 week ago
LeadStack Inc. San Jose, United StatesLeadStack Inc. is an award-winning, one of the nation's fastest-growing, certified minority-owned (MBE) staffing services provider of contingent workforce. As a recognized industry leader in contingent workforce solutions and Certified as a Great Place to Work, we're proud to par ...
-
Design Verification Engineer
5 days ago
Intelliswift Software San Jose, United StatesTitle: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...
-
ASIC Verification Engineer
1 week ago
Cisco San Jose, United StatesWho We Are · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of var ...
-
Design Verification Engineer
4 days ago
Verilab San Jose, United StatesJob Summary · We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video ...
-
ASIC Verification Engineer
4 days ago
European Recruitment San Jose, United StatesASIC Verification Engineer- System Verilog / UVM /RTL logic Design · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in C ...
-
IC Verification Engineer
1 week ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: · • ...
-
Software Verification Engineer
3 days ago
Cadence Design Systems San Jose, United StatesAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. · Are you a dynamic engineer, ready to learn new concepts, take on leading-edge opportunities and passionate about developing high quality, scalable software components t ...
-
Principal Verification Engineer
1 week ago
Rambus San Jose, United StatesOverview: · Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional?Principal Verification Engineer?to join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the worl ...
IC Verification Engineer - San Jose, United States - Knewin
Description
Please Note:
Job Description:
Job duties include:
·
Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.
·
Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
·
Build pseudo-random tests to verify and get to full Functional coverage and bring the Verification to closure
·
Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
·
Work with other members of the team, guide/mentor junior team members
·
Think differently and out-of-the-box to stress the DUT and verify it in an efficientway.
·
Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
·
Driver Verification quality and Efficiency improvements
Mandatory Requirements:
·
Bachelor's degree in Electrical Engineering or related degree and 12+ years related experience or Master's degree in Electrical Engineering or related degree and 10+ years related experience
·
Decade+ experience in developing complex Verification Environments, developing Test plans, Functional coverage and pseudo-random testing
These requirements are a plus:
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $126,000 - $210,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
The company follows all applicable laws for Paid Family Leave and other leaves of absence.Broadcom is proud to be an equal opportunity employer.
We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.
We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
#J-18808-Ljbffr