Jobs
>
San Jose

    Principal Engineer/Manager, ASIC Physical Design - San Jose, United States - InnoPhase

    InnoPhase
    InnoPhase San Jose, United States

    2 weeks ago

    Default job background
    Description

    Job Description

    Job Description

    About InnoPhase, Inc.

    INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments. Utilizing our breakthrough, patented, wireless technology we are bringing to market a portfolio of SoCs and solutions with a unique value proposition for 5G applications.

    Are you looking to grow your career at a company that 93% of our current staff approve of our leadership, values, and goals?

    To learn more about InnoPhase, check out InnoPhase's ceritification profile at and our website at

    As a Principal Engineer/Manager, ASIC Physical Design, you will be responsible for providing technical leadership in developing novel/game-changing cellular infrastructure radio and ASIC solutions. You will be a key contributor to our solutions features, architectures, device functional specifications, and performance. Your primary responsibilities include providing technical guidance on block physical implementation to a multi-site team of engineers, determining project requirements, driving the chip integration of large SOCs, efficiently delegating and tracking tasks, and supporting other discipline teams to bring the SoC device to successful mass production.

    This full-time position is in San Jose, CA, but either the Irvine or San Diego location is also an option.

    Key Responsibilities:

    • Drive chip level integration of digital and analog IPs and provide technical direction
    • Contribute to all aspects of ASIC integration effort including floor planning, clock and power distribution, global signal planning, I/O planning, and hard IP integration
    • Perform block-level implementation using place and route techniques to meet area/timing and power requirements when needed.
    • Drive clock tree planning and implementation to achieve the best energy, performance, and area goals
    • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
    • Work directly with the Synthesis/Timing Team to ensure Design closure
    • Manage quality deliverables and execute excellent physical designs in a timely manner

    Job Qualifications:

    • MS in Electrical Engineering plus 20 or more years of experience in ASIC physical design
    • Significant experience in chip assembly process of large SOCs in advanced process nodes
    • Able to contribute as an individual contributor on block level physical implementation, P&R
    • Deep understanding of Physical Design, Integration, STA, and Physical Verification
    • Expert in full-chip Formal verification, signal EM, IR-drop analysis, STA, and physical verification.
    • Hands-on experience in block-level floor-planning, power planning, placement, clock tree synthesis, routing, LVS/DRC/ERC, timing closure, signoff, and engineering change orders (ECO's)
    • Knowledge and skills in optimizing PPA through floor-planning, placement and timing constraints, useful skew, and similar techniques
    • Experience with the Cadence digital EDA toolset (Innovus / Quantus / Tempus / Conformal)
    • Ability to use scripting languages to automate process flow
    • Team player with good interpersonal and communication skills

    Desirable Skills:

    • Experience with DFT flow
    • Ability to be proactive and have a strategic mindset in addition to having tactical problem-solving experience
    • Familiarity with industry-standard interfaces

    Compensation and Benefits:

    At InnoPhase, our compensation package includes base pay and pre-IPO stock options. The base pay range for this role is between $140K-$225K. Your base pay will depend on the market, interview results, skills, qualifications, experience, education, and location. Our employee benefits include a comprehensive group health plan, matching 401(k), training reimbursement, and various paid leaves (vacation, sick, holidays, maternity/paternity leave, jury). Visit our website to learn more about our employee benefits.

  • Advanced Technology Search

    Physical Design Engineer

    6 days ago

    Advanced Technology Search San Jose, United States

    Our client is a leading maker of ASIC technology for wireless infrastructure, cloud computing, machine learning, and networking. They develop advanced technologies in the industry in areas such as 2.5D and 3D interconnects. They are currently looking for a · Physical Design Engi ...

  • EDA Cafe

    Physical Design Engineer

    6 days ago

    EDA Cafe San Jose, United States

    Physical Design Engineer (Multiple Openings) · Job Location · : · 3900 N Capital of Texas Hwy · Austin, Texas · United States · Samsung Electronics · 3655 N First St, · San Jose, CA 95134 · United States · Samsung, a world leader in advanced semiconductor technology, is founded ...

  • Sintegra Inc.

    Physical Design Engineer

    1 week ago

    Sintegra Inc. San Jose, United States

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and ...

  • ACL Digital

    Physical Design Engineer

    2 weeks ago

    ACL Digital San Jose, United States

    Position: Physical Design Engineer · Location: San Jose, CA / Austin, TX · Job Description: · Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure. · closely with the Design, DV, Implementation t ...

  • Sintegra

    Physical Design Engineer

    5 days ago

    Sintegra San Jose, United States

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and ...

  • Tata Consultancy Services

    Physical Design Engineer

    3 weeks ago

    Tata Consultancy Services San Jose, United States

    Technical/FunctionalSkills:BS/MS in ElectricalEngineering or Computer Science · 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure. · Standard PnR andsignoff tools and their capabilities · Understanding of b ...

  • ApTask

    Physical Design Engineer

    2 weeks ago

    ApTask San Jose, United States

    About Client: · The Client is a leading global IT services and consulting company, providing a wide range of services to clients in various industries, including banking, financial services, retail, manufacturing, healthcare, and more. It is one of the largest employers in the IT ...

  • TSMC

    Physical Design Engineer

    3 weeks ago

    TSMC San Jose, United States

    Overview of Role · As a Physical Design Engineer, you will be responsible for the physical implementation of the test vehicles on TSMC's most advanced process nodes. You will be reporting to the Manager of our Test Chip Physical Implementation team at our San Jose Design Center ...

  • Tata Consultancy Services

    Physical Design Engineer

    5 days ago

    Tata Consultancy Services San Jose, United States

    Technical/FunctionalSkills: · BS/MS in ElectricalEngineering or Computer Science · 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure. · Standard PnR andsignoff tools and their capabilities · Understanding ...

  • Diverse Lynx

    Physical Design Engineer

    3 weeks ago

    Diverse Lynx San Jose, United States

    Technical/Functional Skills: BS/MS in Electrical Engineering or Computer Science · 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. · Standard PnR and signoff tools and their capabilities · Understandin ...

  • Diverse Lynx

    Physical Design Engineer

    1 week ago

    Diverse Lynx San Jose, United States

    Job Description · BS/MS in Electrical Engineering or Computer Science · 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. · Standard PnR and signoff tools and their capabilities · Understanding of basic ...

  • NR Consulting

    Physical Design Engineer

    3 weeks ago

    NR Consulting San Jose, United States

    Job Title: Physical Design Engineer · Duration: 12 mos. + potential extension(s) and/or conversion · Location: San Jose, CA · Description: · •Perform physical implementation in Synopsys tools (ICC2) · •Develop and maintain the tool flow to support the project. · •Work with Team ...

  • ACL Digital

    Physical Design Engineer

    5 days ago

    ACL Digital San Jose, United States

    Position: Physical Design Engineer · Location: San Jose, CA / Austin, TX · Job Description: · Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure. · closely with the Design, DV, Implementation t ...

  • ApTask

    Physical Design Engineer

    3 weeks ago

    ApTask San Jose, United States

    About Client: · The Client is a leading global IT services and consulting company, providing a wide range of services to clients in various industries, including banking, financial services, retail, manufacturing, healthcare, and more. It is one of the largest employers in the I ...

  • ApTask

    Physical Design Engineer

    6 days ago

    ApTask San Jose, United States

    About Client: · The Client is a leading global IT services and consulting company, providing a wide range of services to clients in various industries, including banking, financial services, retail, manufacturing, healthcare, and more. It is one of the largest employers in the IT ...

  • Marvell Technology

    Physical Design Engineer

    6 days ago

    Marvell Technology Santa Clara, United States

    Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affect th ...

  • P. Chappel Associates Inc

    Physical Design Engineer

    3 weeks ago

    P. Chappel Associates Inc Santa Clara, United States

    Physical Design Engineer – Santa Clara, California · Permanent position – $120K-$160K base salary · Unique opportunity to join an established international company in their North America expansion. Working from the NA headquarters, you will have the ability to be an impact player ...

  • Diverse Lynx

    Physical Design Engineer

    3 weeks ago

    Diverse Lynx Santa Clara, United States

    Physical Design Engineer (8-15 Years Experience) Work Location - Santa Clara CA USA · Customer: TechMahindra · Job Description: · As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You will utilize tool ...

  • Zenex Partners

    Physical Design STA Engineer

    3 weeks ago

    Zenex Partners San Jose, United States

    Physical Design STA Engineer · Location:- San Jose, CA (Hybrid Schedule) · Duration:- 6 Months · Pay rate:- $80 - $120/hr W2. · Responsibilities of Physical Design STA Engineer · Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraint ...

  • Marvell Semiconductor

    Physical Design Engineer

    5 days ago

    Marvell Semiconductor Santa Clara, United States

    About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, y ...