-
Mechanical Design Engineer 4
3 days ago
Dawar Consulting, Inc. Milpitas, United StatesOur client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...
-
Project engineer for CAD design
4 hours ago
Phoenix Ventures Moffett, United StatesWhat can you expect? · You will plan spray experiments and design spray dryer systems · You will communicate with customers and provide advice · You will create quotes in collaboration with sales · You will create components in SAP and generate bills of materials · You will creat ...
-
Design Engineer/Senior Design Engineer
4 days ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...
-
Design Engineer/Senior Design Engineer
4 hours ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...
-
Design Engineer/Senior Design Engineer
1 week ago
CYNET SYSTEMS Santa Clara, CA, United StatesJob Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...
-
Design Engineer/Senior Design Engineer
4 days ago
InnoPhase IoT San Jose, CA, United StatesJob Description: · Join Innophase IoT as a Senior ASIC Design Engineer and be contribute to the development ofLow-power WiFi, BT/BLE RTL design, and implementation. You will be involved in the design · development cycle, which includes participating in high-level product specific ...
-
Product Engineer/Design Engineer
4 days ago
Intel Corporation Santa Clara, CA, United StatesIntel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...
-
Design Engineer/Senior Design Engineer
4 hours ago
Cepton Technologies San Jose, CA, United StatesCepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...
-
Photonic Engine Designer
5 days ago
Intel Corporation Santa Clara, United StatesJob Details:Job Description:Intel Silicon Photonics Product Division (SPPD) is at the forefront of silicon photonics integration and is at the heart of Intel's transformation from a PC company to a company that powers the cloud and billions of smart, connected computing-devices. ...
-
Design Verification Engineer
3 days ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random · te ...
-
ASIC Design Engineer
4 days ago
P. Chappel Associates, Inc. Santa Clara, United States· Front-End ASIC Lead Design Engineer - Santa Clara, CA · Unique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. T ...
-
RTL Design Engineer
2 days ago
TekWissen ® Santa Clara, United StatesJob Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $80 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...
-
Mechanical Design Engineer
12 hours ago
Celestial AI Santa Clara, United StatesAbout Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, ena ...
-
Physical Design Engineer
7 hours ago
Recooty Santa Clara, United StatesSynapse Design has an exciting opportunity for a · Physical Design Engineer · to help lead our growing Physical Design Engineering team. We are looking for an experienced engineer. · Seniority Level · - Mid-Senior level · Industry · - Semiconductors · Employment Type · - Fu ...
-
Design Engineer
6 days ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: Broadcom's Timing Sign-Off g ...
-
Memory Design Engineer
3 days ago
OMNIVISION Santa Clara, United StatesDescription · We are looking for qualified Memory circuit design engineers who have a good understanding of analog circuit and CMOS Image Sensor. Responsibilities - Work on detailed transistor level design of analog and mixed signal circuits in memory (DRAM/SRAM) for display ch ...
-
Design Verification Engineer
7 hours ago
Capgemini Engineering Santa Clara, United StatesWe are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...
-
Design Assurance Engineer
6 days ago
Uh-Oh Labs Santa Clara, United States[Full Time] Design Assurance Engineer at Uh-Oh Labs (United States) | BEAMSTART Jobs · Design Assurance Engineer · Uh-Oh Labs United States · Date Posted · 15 Nov, 2022 · Work Location · Santa Clara, CA, United States · Salary Offered · $101000 — $120000 yearly · Job Type · Ful ...
-
Physical Design Engineer
4 days ago
Intel Corporation Santa Clara, CA, United StatesIntel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, b ...
-
DFT Design Engineer
3 days ago
Intel Santa Clara, United StatesJob Description · Do Something Wonderful · Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's ...
Physical Design Engineer - Santa Clara, United States - P. Chappel Associates Inc
Description
Physical Design Engineer – Santa Clara, CaliforniaPermanent position – $120K-$160K base salary
Unique opportunity to join an established international company in their North America expansion.
Working from the NA headquarters, you will have the ability to be an impact player working with some other exceptionally talented people.
The Physical Design Engineer will be responsible for the entire product design lifecycle.Duties include:
Actively participate and contribute in technical and schedule discussions with customers, colleagues, and managers.
Chip Level Floor planning
Placement
Clock Tree Synthesis
Optimization
Routing
Parasitic Extraction
Static Timing Analysis
Power consumption Analysis
IR drop / Emig /DvD analysis
Physical Verification and Sign Off
Multiple P&R blocks to benchmark QOR
Work closely and collaborate with frontend and integration teams to ensure successful tape outs
Meet deliverables within the allotted deadlines
Qualifications include:
BSEE. MSEE preferred.
5-10 years of experience in cutting edge submicron physical design flows.
Experience in Physical Design Implementation which includes Floorplan, Chip Partitioning, Power mesh, Clock Tree, Physical optimization, Place and Route, STA, Timing closure, Power analysis and Physical Verification.
Experience in both Flat and Hierarchical layout.Experience with tape out designs in 28nm and 16nm/12nm technology node.
Hands on experience ICC2 and Innovus.
Calibre or ICV physical verification tool experience for DRC/LVS/ERC/ANT.
Good understanding of ASIC Front-End Design.
Good interpersonal and communication skills.
Japanese language skills a plus.
I'm interested
Your Name (required)
Your Email (required)
Subject
Your Message
Attach Resume (5mb max size
Files accepted:
.pdf, .doc, .docx, .txt, .otf, .html)
#J-18808-Ljbffr