Jobs
>
Santa Clara

    DFT Design Engineer - Santa Clara, United States - Intel

    Intel
    Intel Santa Clara, United States

    3 weeks ago

    Intel background
    Description
    Job Description

    Do Something Wonderful
    Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our

    YouTube Channel

    or the links below
    Life at Intel
    Diversity at Intel

    The Network and Edge group (NEX) at Intel drives the software-defined transformation of the world's infrastructure - in data centers, in networks, and at the edge.

    We are a team of problem solvers, experimenters, and innovators who are dedicated to designing the network technologies that currently lead and continue to transform data-center and AI ecosystems.

    Exciting opportunity to be a part of XNE DFT team.

    The Design-for-Test (DFT) Implementation Engineer is a challenging and cutting-edge position working as part of a team to implement Design-for-Test capabilities on state-of-the-art silicon designs.

    You will be working with both external tier-1 customers and internal product design teams during their ASIC design cycle as they develop System-on-a-Chip (SoC) solutions utilizing CMOS cell-based ASIC technologies, along with integrated high-performance SerDes functions, embedded microprocessors, and high-speed memory interface IP.

    You will be responsible for development of the SoC Test Implementation plan describing the strategies to address the DFT requirements for the design, planning of the hierarchical test architecture, insertion of DFT structures, generation, simulation, and validation of test patterns for both DFT logic verification and for HVM ATE testing of the design, supporting the Static Timing Analysis (STA) team for the timing closure for the DFT modes of the design, and for supporting the Test Engineering team during silicon bring-up.

    You will also work closely with internal Test Methodology team and IP development teams.
    The DFT Engineer should possess the following behavioral traits.
    Excellent teamwork skills including ability to work with multiple and remote groups worldwide.
    Motivated self-starter, with strong ability to work independently as well as in a team environment.
    Strong verbal and written communication skills in English.
    Flexibility and maturity in facing uncertainties and changing

    priorities/responsibilities.
    Act with velocity and a strong sense of urgency.
    Respect cultural diversity and sensitivity.
    Agility in learning, improving, and innovating.
    Qualifications

    What we need to see

    (Minimum Qualifications):


    Master's degree in electrical or computer engineering with 3+ years of industry experience or bachelor's degree with 4+ years of industry experience.

    4+ years of experience in Design-For-Test (DFT) principles such as SCAN for logic testing, BIST and repair for memory test, or JTAG Boundary SCAN.

    4+ years of experience in Test insertion, test pattern generation, simulation, and verification. 6+ years of experience in Industry-standard DFT tools such as Mentor Graphics Tessent, Synopsys DFT Compiler, DFTMax, TetraMax.
    How to Stand out

    (Preferred Qualifications):


    Master's degree in electrical or computer engineering with 8+ years of industry experience or bachelor's degree with 10+ years of industry experience.

    Knowledge of manufacturing tester capabilities, Automatic Test Equipment (ATE), and test program experience
    Knowledge of DFT integration of IP (e.g. DDR, SerDes, PLL's) into an SoC
    Static Timing Analysis, Synopsys PrimeTime, constraints and timing path debug
    Scripting Languages, e.g., PERL, TCL/Tk, Python.
    DFT architecture development and planning for an SoC
    Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or

    schoolwork/classes/research.
    Amazing Benefits
    Here at Intel, we invest in our people.

    Beyond health, dental, and retirement benefits, Intel's benefits package includes 14 paid holidays per calendar year, three weeks of paid vacation, and four-week paid sabbatical every four years of employment.

    Intel also offers employees five bonuses per year dependent on overall company and personal performance, and an employee stock purchase program.

    Find more information about our

    Amazing Benefits here

    :


    Inside this Business Group Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.

    Other Locations US, TX, Austin; US, CA, Santa Clara Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

    Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.

    Find more information about all of our Amazing Benefits

    here.
    Annual Salary Range for jobs which could be performed in US, California:

    $123,419.00-$185,123.00
    *Salary range dependent on a number of factors including location and experience Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

    In certain circumstances the work model may change to accommodate business needs.
    #J-18808-Ljbffr
  • Dawar Consulting, Inc.

    Mechanical Design Engineer 4

    2 weeks ago

    Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...

  • NVIDIA Corporation

    Design Engineer/Senior Design Engineer

    3 weeks ago

    NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...

  • NVIDIA Corporation

    Design Engineer/Senior Design Engineer

    2 weeks ago

    NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    1 week ago

    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...

  • Midas Consulting

    Design Engineer

    1 week ago

    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...

  • CYNET SYSTEMS

    Design Engineer/Senior Design Engineer

    2 weeks ago

    CYNET SYSTEMS Santa Clara, CA, United States

    Job Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...

  • General Atomics and Affiliated Companies

    Engineering Designer Llnl

    4 days ago

    General Atomics and Affiliated Companies Livermore, United States

    General Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...

  • Infobahn Softworld Inc

    Design Engineer

    1 week ago

    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • BKF Engineers

    Design Engineer

    3 days ago

    BKF Engineers San Jose, United States

    · We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...

  • Innogrit

    Design Engineer

    2 weeks ago

    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...

  • USA Tech Recruitment

    Design Engineer/Senior Design Engineer

    2 weeks ago

    USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...

  • Broadcom Corporation

    Design Engineer

    4 days ago

    Broadcom Corporation San Jose, United States

    Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...

  • Intellectt Inc

    Analog Design Engineer

    6 days ago

    Intellectt Inc Santa Clara, United States

    Job Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...

  • Intel Corporation

    Product Engineer/Design Engineer

    3 weeks ago

    Intel Corporation Santa Clara, CA, United States

    Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...

  • TekWissen ®

    RTL Design Engineer

    1 week ago

    TekWissen ® Santa Clara, United States

    Job Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $78 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...

  • Capgemini Engineering

    Design Verification Engineer

    1 week ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Innogrit

    Design Engineer

    5 days ago

    Innogrit San Jose, United States

    Job Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...

  • Infobahn

    RTL Design Engineer

    1 week ago

    Infobahn Santa Clara, United States

    We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: · Best contact number: · Work Authorization: · Hourly Payrate expected (W2): · Month & Day of ...

  • Omni Vision Inc

    SoC Design Engineer

    2 weeks ago

    Omni Vision Inc Santa Clara, United States

    · Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform ...

  • LanceSoft, Inc.

    RTL Design Engineer

    1 week ago

    LanceSoft, Inc. Santa Clara, United States

    KEY RESPONSIBILITIES: · • Microarchitecture development of IP subsystems · • Perform RTL design of digital components. · • Work with functional verification team to meet coverage and quality standards. · • Analyze/fix Lint and CDC errors of the components. · • Guarantee quality/ ...