- Work Location - Santa Clara CA USA
- Customer: TechMahindra
- Execute design planning tasks including partitioning, bump planning, and routing strategies.
- Demonstrate proficiency in Static Timing Analysis (STA) to ensure design meets timing requirements.
- Utilize strong debugging skills to identify and resolve design issues efficiently.
- Integrate analog blocks into the digital design flow.
- Implement low power design techniques to optimize power consumption.
- Perform signoff checks including Logic Equivalence Checking (LEC) with Conformal, RTL Versus (RV) analysis with Ansys tools, Layout Versus (LV) with DRC clean-up utilizing Caliber, and Voltage Constraint Logic Planning (VCLP) with static checks.
- Drive timing closure through Physical ECO (Engineering Change Order) and Tweaker methodologies.
- Bachelor's or Master's degree in Electrical Engineering or related field.
- 5-10 years of experience in physical design, with a strong understanding of RTL to GDS flow.
- Proficiency in Fusion Compiler, Cadence Innovus, and other relevant EDA tools.
- Thorough understanding of macro placement, floorplanning, CTS, and routing techniques.
- Experience with STA and timing closure methodologies.
- Knowledge of analog block integration and low power design principles.
- Familiarity with signoff checks including LEC, RV, LV, and VCLP.
- Excellent communication skills and ability to work effectively in a team environment.
-
Mechanical Design Engineer 4
5 days ago
Dawar Consulting, Inc. Milpitas, United StatesOur client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...
-
Design Engineer/Senior Design Engineer
2 weeks ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...
-
Design Engineer/Senior Design Engineer
1 week ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...
-
Design Engineer
3 days ago
Midas Consulting Santa Clara, United StatesTitle: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...
-
Design Engineer/Senior Design Engineer
1 week ago
CYNET SYSTEMS Santa Clara, CA, United StatesJob Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...
-
Design Engineer
1 week ago
Innogrit San Jose, United StatesJob Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...
-
Product Engineer/Design Engineer
2 weeks ago
Intel Corporation Santa Clara, CA, United StatesIntel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...
-
Design Verification Engineer
1 day ago
Capgemini Engineering Santa Clara, United StatesJob Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...
-
Design Engineer/Senior Design Engineer
1 week ago
USA Tech Recruitment San Jose, CA, United StatesAre you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...
-
Design Engineer/Senior Design Engineer
1 week ago
Cepton Technologies San Jose, CA, United StatesCepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...
-
RTL Design Engineer
1 week ago
TekWissen ® Santa Clara, United StatesJob Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $80 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...
-
RTL Design Engineer
1 week ago
Experis Santa Clara, United States contractLocation: Onsite San Jose, CA · JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for lint ...
-
Design Verification Engineer
1 week ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Design Engineer
4 days ago
Innogrit San Jose, United StatesJob Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...
-
Design Verification Engineer
2 days ago
Capgemini Engineering Santa Clara, United StatesWe are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...
-
RTL Design Engineer
1 day ago
TekWissen ® Santa Clara, United StatesJob Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $78 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...
-
RTL Design Engineer
20 hours ago
LanceSoft, Inc. Santa Clara, United StatesKEY RESPONSIBILITIES: · • Microarchitecture development of IP subsystems · • Perform RTL design of digital components. · • Work with functional verification team to meet coverage and quality standards. · • Analyze/fix Lint and CDC errors of the components. · • Guarantee quality/ ...
-
Mechanical Design Engineer
1 week ago
Celestial AI Santa Clara, United StatesAbout Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, ena ...
-
RTL Design Engineer
1 week ago
ObjectWin Technology Santa Clara, United StatesRTL Design Engineer - Specialized (US) · Location: San Jose, CA 95124 Onsite · 12 Months Contract · Job Description: · Location: Onsite San Jose, CA · JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip l ...
-
Senior Design Engineer
1 week ago
Nvidia Santa Clara, CA, United StatesWe are now looking for a Senior Hardware Design Engineer for our Tegra group:NVIDIA is seeking passionate Senior Hardware Design Engineers to architect, design and verify the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifacet ...
Physical Design Engineer - Santa Clara, United States - Diverse Lynx
Description
Physical Design Engineer (8-15 Years Experience)As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You will utilize tools such as Fusion Compiler and Cadence Innovus to optimize designs for performance, power, and area. Your responsibilities will encompass macro placement, floorplanning, clock tree synthesis (CTS), and routing.
Key Responsibilities: