- Drive chip level integration of digital and analog IPs and provide technical direction
- Contribute to all aspects of ASIC integration effort including floor planning, clock and power distribution, global signal planning, I/O planning, and hard IP integration
- Perform block-level implementation using place and route techniques to meet area/timing and power requirements when needed.
- Drive clock tree planning and implementation to achieve the best energy, performance, and area goals
- Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
- Work directly with the Synthesis/Timing Team to ensure Design closure
- Manage quality deliverables and execute excellent physical designs in a timely manner
- MS in Electrical Engineering plus 20 or more years of experience in ASIC physical design
- Significant experience in chip assembly process of large SOCs in advanced process nodes
- Able to contribute as an individual contributor on block level physical implementation, P&R
- Deep understanding of Physical Design, Integration, STA, and Physical Verification
- Expert in full-chip Formal verification, signal EM, IR-drop analysis, STA, and physical verification.
- Hands-on experience in block-level floor-planning, power planning, placement, clock tree synthesis, routing, LVS/DRC/ERC, timing closure, signoff, and engineering change orders (ECO's)
- Knowledge and skills in optimizing PPA through floor-planning, placement and timing constraints, useful skew, and similar techniques
- Experience with the Cadence digital EDA toolset (Innovus / Quantus / Tempus / Conformal)
- Ability to use scripting languages to automate process flow
- Team player with good interpersonal and communication skills
- Experience with DFT flow
- Ability to be proactive and have a strategic mindset in addition to having tactical problem-solving experience
- Familiarity with industry-standard interfaces
-
Physical Design Engineer
2 weeks ago
NXP Semiconductors San Diego, CA, United StatesGeneric Job Description (not Job Level specific): The Digital Design Engineer / Architect is responsible for defining and realizing Digital functions on IPs, Subsystem or IC level based on required specifications. The individual is responsible for design, verification and evaluat ...
-
Physical Design Engineer
2 weeks ago
NXP Semiconductors N.V. San Diego, CA, United StatesGeneric Job Description (not Job Level specific): The Digital Design Engineer / Architect is responsible for defining and realizing Digital functions on IPs, Subsystem or IC level based on required specifications. The individual is responsible for design, verification and evaluat ...
-
Senior Physical Design Engineer
5 days ago
LanceSoft, Inc. San Diego, United StatesPrincipal Duties & Responsibilities : · • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. · • Work with RTL designers on managing complex power intent · • Manage timing constraints · • Trouble shoot upf ...
-
STA Physical Design Engineer
1 day ago
Ursus Inc San Diego, United StatesSTA Physical Design Engineer · LOCATION: San Jose, CA (hybrid 3 days onsite) · DURATION: 6+ Months · Is this the next step in your career Find out if you are the right candidate by reading through the complete overview below. · Description: · Perform static timing analysis ( ...
-
ApTask San Diego, United StatesPosition: Physical Design Engineer with ASIC design Exp. · Find out exactly what skills, experience, and qualifications you will need to succeed in this role before applying below.Location: San Jose, CA (Onsite)Duration: Full-time · Job Description: · •BS/MS in Electrical Engin ...
-
Senior Physical Design Engineer
1 week ago
LanceSoft San Diego, United StatesPrincipal Duties & Responsibilities : · Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. · Work with RTL designers on managing complex power intent · Manage timing constraints · Trouble shoot upf iss ...
-
Senior Physical Design Engineer
3 days ago
LanceSoft San Diego, United StatesPrincipal Duties & Responsibilities : · Want to apply Read all the information about this position below, then hit the apply button. · • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. · • Work with ...
-
Senior Physical Design Engineer
2 weeks ago
LanceSoft, Inc. San Diego, CA, United States(Remote local w/5% Travel) Senior Mulesoft Engineer · PSEG · posted yesterday More... · quick apply Corrosion Technician Corrpro Companies, Inc. San Diego, CA 92189 posted 04/19/2024 More... · front runner Senior NOC Engineer Ledgent Technology San Diego, CA 92189 posted 04/1 ...
-
ASIC Physical Design Technical Leader
2 weeks ago
Cisco San Diego, United StatesWho We Are · If you want to know about the requirements for this role, read on for all the relevant information. · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 emplo ...
-
ASIC Physical Design Engineer, Proto
4 days ago
Block San Diego, United States Full timeCompany Description · Block is one company built from many blocks, all united by the same purpose of economic empowerment. The blocks that form our foundational teams - People, Finance, Counsel, Hardware, Information Security, Platform Infrastructure Engineering, and more - provi ...
-
Static Timing Analysis Physical Design
1 day ago
Zenex Partners San Diego, United StatesTitle : Static Timing Analysis Physical Design · If you are interested in applying for this job, please make sure you meet the following requirements as listed below. · 6 Months contract with possibility of extension · Location - San Jose (Hybrid) · Rate - $80 to $120 per hou ...
-
ASIC Physical Design Engineer, Proto
1 week ago
Block San Diego, CA, United StatesCompany Description Block is one company built from many blocks, all united by the same purpose of economic empowerment. The blocks that form our foundational teams - People, Finance, Counsel, Hardware, Information Security, Platform Infrastructure Engineering, and more - provid ...
-
ASIC Physical Design Engineer, Proto
2 days ago
Block San Diego, United StatesJob Description · Job DescriptionCompany Description · Block is one company built from many blocks, all united by the same purpose of economic empowerment. The blocks that form our foundational teams — People, Finance, Counsel, Hardware, Information Security, Platform Infrastruct ...
-
Sr. Physical Design Engineer, DBF Silicon
2 weeks ago
Amazon Inc San Diego, United StatesProject Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon The Role: Be part Design Engineer, Computer Engin ...
-
Principal Engineer/Manager, ASIC Physical Design
2 weeks ago
InnoPhase San Diego, CA, United StatesAbout InnoPhase, Inc. INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform ...
-
Sr. Physical Design Engineer, DBF Silicon
1 week ago
Amazon San Diego, United StatesProject Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon · The Role: · Be part of Project Kuipers ASIC t ...
-
Sr. Physical Design Engineer, DBF Silicon
2 weeks ago
Amazon San Diego, United StatesProject Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon · The Role: · Be part of Project Kuiper's ASIC te ...
-
Scientist, Bioinformatics
21 hours ago
iBio, Inc. San Diego, United States: · **About iBio** · **The Opportunity** · iBio is excited to announce a new opportunity for a Bioinformatics Scientist to join our world-class Platform team in Sorrento Valley, San Diego. As a Bioinformatics Scientist, you will be responsible for executing iBio's core machine le ...
-
Drywall Installer and Finisher
1 week ago
Impact Housing San Diego, United States**POSITION IDENTIFICATION** · Title**:Drywall Installer and Finisher** · Business Unit: iConstruct · Reports to: Foreman and Superintendent · Job location: 2911 Adams Avenue San Diego, CA 92116 · Schedule: · Monday - Friday - 07:00 am - 4:00 pm + overtime and occasional Saturday ...
-
Biochemists, Strain Development
1 week ago
Genomatica, Inc. San Diego, United StatesDesign experiments to study the chemical and physical principles of living things and biological processes. Develop metabolically engineered organisms for use in novel bio-based chemical processes. May perform additional duties that are similar and consistent with stated position ...
Principal Engineer/Manager, ASIC Physical Design - San Diego, United States - INNOPHASE
Description
About InnoPhase, Inc.INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments. Utilizing our breakthrough, patented, wireless technology we are bringing to market a portfolio of SoCs and solutions with a unique value proposition for 5G applications.
Are you looking to grow your career at a company that 93% of our current staff approve of our leadership, values, and goals?
To learn more about InnoPhase, check out InnoPhase's ceritification profile at and our website at
As a Principal Engineer/Manager, ASIC Physical Design, you will be responsible for providing technical leadership in developing novel/game-changing cellular infrastructure radio and ASIC solutions. You will be a key contributor to our solutions features, architectures, device functional specifications, and performance. Your primary responsibilities include providing technical guidance on block physical implementation to a multi-site team of engineers, determining project requirements, driving the chip integration of large SOCs, efficiently delegating and tracking tasks, and supporting other discipline teams to bring the SoC device to successful mass production.
This full-time position is in San Jose, CA, but either the Irvine or San Diego location is also an option.
Key Responsibilities:
At InnoPhase, our compensation package includes base pay and pre-IPO stock options. The base pay range for this role is between $140K-$225K. Your base pay will depend on the market, interview results, skills, qualifications, experience, education, and location. Our employee benefits include a comprehensive group health plan, matching 401(k), training reimbursement, and various paid leaves (vacation, sick, holidays, maternity/paternity leave, jury). Visit our website to learn more about our employee benefits.
Principal Engineer/Manager, ASIC Physical Design professionals in San Diego
-
Naveen Desai
Synthesis/STA/Physical Design Engineer