Naveen Desai
Engineering / Architecture
About Naveen Desai:
Reliable and resourceful VLSI Engineer with 20+ years of experience in ASIC flow development from RTL to GDSII.
Experience in Synthesis, Physical Design and Timing Closure with 20nm, 14nm 10nm ,7nm ,5nm ,4nm and 3nm
technologies.
Was part of 18 successful tapeouts.
Experience in various aspects of ASIC Implementation – Synthesis, STA, Formal Verification, CTS, Place and Route,
Timing Closure and ECO flows.
Experience in estimating implementation cycle for Synthesis / STA / Physical Design activities.
Experience in project planning and leading a team.
Strong problem solving, leadership, debugging and analytical skills.
Experience
Reliable and resourceful VLSI Engineer with 20+ years of experience in ASIC flow development from RTL to GDSII.
Experience in Synthesis, Physical Design and Timing Closure with 20nm, 14nm 10nm ,7nm ,5nm ,4nm and 3nm
technologies.
Was part of 18 successful tapeouts.
Experience in various aspects of ASIC Implementation – Synthesis, STA, Formal Verification, CTS, Place and Route,
Timing Closure and ECO flows.
Experience in estimating implementation cycle for Synthesis / STA / Physical Design activities.
Experience in project planning and leading a team.
Strong problem solving, leadership, debugging and analytical skills.
Education
Bachelor of Engineering in Electronics from Pune University, India, Year of Passing 1999.
P.G. Diploma in VLSI Design from Bit-Mapper Technology, Pune, India, NOV 2000.
Professionals in the same Engineering / Architecture sector as Naveen Desai
Parisa Vaghfi Mohebbi
Operations Researcher, Data Scientist
Engineering / Architecture
Professionals from different sectors near San Diego, San Diego
Other users who are called Naveen
Naveen Govindaraju
Design Engineer - CAD
Engineering / Architecture
Naveen Tiwari
Yes good work hard work like
Manufacturing / Mechanical
Jobs near San Diego, San Diego
-
Cellular SoC Static Timing Analysis Engineer
3 weeks ago
Apple San DiegoAs part of a world class modem team you'll be at the heart of chip design Apple recently announced first in-house 5G modem platforms · ...
-
SoC Physical Design Engineer, STA/Timing
6 days ago
Apple San DiegoIn this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology. · ...
-
Wireless SoC Design Engineer
3 weeks ago
Apple San Diego+ Come join Apples growing wireless silicon development team. · + Our wireless SOC organization is responsible for all aspects of wireless silicon development. · + If you enjoy a fast-paced and challenging environment and collaborating with people across different functional area ...