-
Senior PTPX Engineer
1 week ago
Mirafra Technologies San Jose, United StatesJob Description: · Work closely with the Design, DV, Implementation team to define low power vectors, generate early and signoff power data using PTPX or any other low power tool. · Analyze power data, and work closely with PD and design team to optimize for low power and impro ...
-
Physical Design Engineer
1 day ago
ACL Digital San Jose, United StatesPosition: Physical Design Engineer · Location: San Jose, CA / Austin, TX · Job Description: · Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure. · closely with the Design, DV, Implementation t ...
-
Low Power Hardware Engineer
1 week ago
Qualcomm Santa Clara, United StatesCompany: · Qualcomm Technologies, Inc. · Job Area: · Engineering Group, Engineering Group > Camera Engineering · General Summary: · The Multimedia Power team has an exciting opportunity to analyze and improve power efficiency of best-in-class Camera, Video encoding/decoding, and ...
-
SoC Physical Silicon Chip Lead
2 weeks ago
Intel Santa Clara, United States**Job Description** · Our Design team is looking for a Physical Design Engineer to contribute to high performance/low power designs using best methods in synthesis, placement, and route. In addition to Physical Design Engineering, you will also run our back-end validation and ver ...
-
Senior Emulation Power Engineer
2 weeks ago
NVIDIA Santa Clara, United StatesWe are looking for a Senior Emulation Power Engineer NVIDIA prides in having energy efficient products. We believe that continuing to maintain our products' energy efficiency compared to competition is key to our continued success.Our team is responsible for analyzing fullchip an ...
-
Senior Emulation Power Engineer
2 weeks ago
NVIDIA Santa Clara, United StatesSenior Emulation Power Engineer page is loaded · Senior Emulation Power Engineer · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 3 Days Ago · job requisition id · JR · We are looking for a Senior Emulation Power Engineer NVIDIA pr ...
-
Silicon power benchmarking lab engineer
2 days ago
Intelliswift Software Sunnyvale, United StatesRole: Silicon power benchmarking lab engineer · RESPONSIBILITIES · Working with SW and FW engineers; and help in building and preparing custom benchmarking · code. · Perform board-level power measurement of Compute IP cores (DSP & CPU) of SoC devices, · while running various work ...
-
Hardware Engineer V
1 week ago
Aditi Consulting Sunnyvale, United StatesRESPONSIBILITIES:Working with SW and FW engineers; and help in building and preparing custom benchmarking code. · Perform board-level power measurement of Compute IP cores (DSP & CPU) of SoC devices, while running various workloads. · Debug power measurement lab systems; identify ...
-
Core Engineering- Hardware
1 week ago
PRI Global Sunnyvale, United StatesJob Description: ON SITE · Role: Silicon power benchmarking lab engineer · RESPONSIBILITIES: · - Working with SW and FW engineers; and help in building and preparing custom benchmarking code. · - Perform board-level power measurement of Compute IP cores (DSP & CPU) of SoC devic ...
-
Senior Staff Physical Design Engineer
1 week ago
Groq Mountain View, United StatesAt Groq. We believe in an AI economy powered by human agency. We envision a world where AI is accessible to all, a world that demands processing power that is better, faster, and more affordable than is available today. AI applications are currently constrained by the limitations ...
-
Physical Design Engineer
6 hours ago
Intelliswift Software Burlingame, United StatesDetailed Job Description · Flexible on years of experience. Minimum 3 years with the right experience. · Degree in CS related field. Electrical engineering, computer engineering. · Minimum qualifications · 10+ Years of experience in backend implementation such as synthesis, timin ...
Senior PTPX Engineer - San Jose, CA, United States - Mirafra Technologies
Description
Design Verification Engineer : IP based
Local to TX
As a member of our System IP team you will contribute to the functional verification of System IP including coherent interconnect, and executing Test plan.
Work with DV team and designers to build verification environments.
Develop UVM sequences, tests, scoreboards, monitors and checkers. Write SVA assertions.
Functional and Code coverage Closure. Regression triaging and debug.
Key Responsibilities Include:
• Define/plan/implement/execute functional verification strategy of complex System IP designs.
• Develop feature-based test plans
• Ability to delve into the details of Coherent fabric & LLC design.
• Work with DV team and designers to build verification environments.
• Develop UVM sequences, tests, scoreboards, monitors and checkers.
• Write SVA assertions. Functional and Code coverage Closure.
• Regression triaging and debug.
• Agility to work on multiple tasks/projects.
Requirements
• BS/MS/PhD (or equivalent experience)
• 12+ years of relevant experience in Verification.
• Experience with System Verilog and UVM.
• Deep understanding of constrained randomization and the development of efficient test suites.
• Proficient in a script language like Perl or Python.
• Working knowledge of C++.
• Good knowledge of memory subsystem, including interconnect, last-level cache, coherency.
• Familiarity of Arm AMBA5 CHI, AMBA4 ACE or AXI coherent interconnect and bus protocols
• Good communication skills and ability & desire to work as a team player are a must.