Jobs
>
San Jose

    Design Verification Engineer - San Jose, United States - LeadStack Inc.

    LeadStack Inc.
    LeadStack Inc. San Jose, United States

    3 weeks ago

    Default job background
    Description
    Greetings from LeadStack Hope you are doing well and staying safe We have an immediate contract position with our direct client.

    If you are interested and available, please respond with your resume ASAP and suggest some times when I can call you.

    Job Details:

    LeadStack Inc. is an award-winning, one of the nation's fastest-growing, certified minority-owned (MBE) staffing services provider of contingent workforce. As a recognized industry leader in contingent workforce solutions and Certified as a Great Place to Work, we're proud to partner with some of the most admired Fortune 500 brands in the world.

    Title : Design & Verification Engineer (GPU)

    Location : San Jose, CA - Hybrid (3 days onsite)

    Duration : 12 months contract

    Must Have:

    • Knowledge of Block-level (unit level)

    • Debugging and development

    • UVM, SystemVerilog exp

    • 8 to 10 years of hands-on related exp

    As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU. Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date IEEE UVM version will place you among the elite within our profession.

    Requirements

    Role and Responsibilities: Key responsibilities include:
    • Work with architects and designers to build verification environments and test plans.
    • Craft functional verification coverage strategy to ensure complete test suite implementation.
    • Develop assertions and checks to optimize isolation time and produce meaningful failing signatures.
    • Analyze failing tests to root cause along, working with RTL and reference modeling teams.
    • Provide input on Architectural and Micro-Architectural specifications for testability and accuracy.
    • Examine code coverage results, identifying exclusions and improving stimulus.
    • Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics
    Skills and Qualifications:

    Minimum requirements:
    • BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role
    • Proficient in System Verilog/UVM/OVM, and OOP/C++
    • Deep understanding of constrained randomization and the development of efficient test suites
    • Experience with code coverage and functional coverage-driven verification methodology.
    • Experience in creating, running, and debugging of SystemVerilog/UVM constraint-random testbench.
    • Working knowledge of scripting languages such as Python or Perl
    • Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines Preferred qualifications:
    • MS CE/EE with 5+ years of industry experience in verification
    • Good verbal and written communication skills
    • Experience of GPU or CPU is a plus.
    If interested, please share your updated resume and the best time and number to connect over the phone. In case you are not available/interested, will appreciate if you can share it with your friends/network. Your referrals are appreciated

    I can be reached on or

    Thank you for taking a look at this job opportunity. If it's not a right match, we'd appreciate a referral.

    Take care and I hope you have a great day

    Best Regards,

    Akhil (Akkie) Dhingra
  • Broadcom Corporation

    Verification Engineer

    5 days ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Synapse Design Inc.

    Design Verification Engineer

    1 week ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...

  • IC Resources

    Senior Verification Engineer

    2 weeks ago

    IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...

  • Acceler8 Talent

    Design Verification Engineer

    2 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...

  • Intelliswift Software

    Design Verification Engineer

    6 days ago

    Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • AMD

    Design Verification Engineer

    1 week ago

    AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...

  • OPENEDGES Technology, Inc.

    Design Verification Engineer

    3 weeks ago

    OPENEDGES Technology, Inc. San Jose, United States

    OPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Design Verification Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...

  • Intelliswift Software

    Design Verification Engineer

    2 days ago

    Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...

  • The Ash Group

    Design Verification Engineer

    1 day ago

    The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...

  • Broadcom Corporation

    Principal Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...

  • Mirafra Technologies

    Design Verification Engineer

    6 days ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Zenex Partners

    Design Verification Engineer

    3 weeks ago

    Zenex Partners San Jose, United States

    Description · Design Verification Engineer · 12 Months contract with possibility of extension · San Jose, CA (Hybrid 3 - 4 days in office) · As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory ...

  • Bayone

    Design Verification Engineer

    5 days ago

    Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...

  • Cisco

    ASIC Verification Engineer

    6 days ago

    Cisco San Jose, United States

    Who We Are · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of var ...

  • IC Resources

    Design Verification Engineer

    5 days ago

    IC Resources San Jose, United States

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full remo ...

  • Verilab

    Design Verification Engineer

    3 weeks ago

    Verilab San Jose, United States

    Job Description · Job DescriptionJob Summary · We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, ...

  • Yoh

    ASIC Verification Engineer

    1 week ago

    Yoh San Jose, United States

    ASIC Verification Engineer · • Reviewing the product designs and noting likely points of failure. · • Designing verification methodology based on product designs and failure points. · • Determining testing environments and verification tools. · • Planning the method of sequence ...

  • Intelliswift Software Inc

    Design Verification Engineer

    2 weeks ago

    Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • Intelliswift Software Inc

    Design Verification Engineer

    3 days ago

    Intelliswift Software Inc San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · ...

  • Rambus

    Principal Verification Engineer

    6 days ago

    Rambus San Jose, United States

    Overview: · Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional?Principal Verification Engineer?to join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the worl ...