- Act as a liaison between operation, design teams and manufacturing (Fab), fostering communication and collaboration regarding tapeout related logistics.
- Collaborate with the Finance team to evaluate tapeout mask and wafer costs. Manage purchase orders.
- Work in tandem with Planning team, Packaging team and Foundry Engineers to maintain part numbers and streamline service request to foundries, ensuring efficient operations.
- Provide comprehensive support to design teams, encompassing tasks such as project registration, IP validation and the execution of tapeout automation programs.
- Manage database transfer and tapeout submission to foundries. Coordinate jobview review and mask release to ensure accuracy and adherence to timelines.
- Collaborate closely with CAD teams to drive the development of automation programs, enhancing efficiency and accuracy in tapeout operations.
- Bachelor's or master's degree in electrical engineering, Semiconductor Process or Device, or related field.
- Minimum of 5 years of hand-on experience in tapeout-related support or foundry logistics support, within a fab or fabless company.
- Profound understanding of semiconductor processes and manufacturing fundamentals.
- Proficiency in Unix environments. Knowledge of layout tools and physical verification is preferred.
- Strong attention to detail with a keen focus on customer service to ensure flawless execution of tapeout process.
- Strong problem-solving skills and the ability to work collaboratively across functional teams.
- Excellent communication and adept project management skills are required. Must be capable of managing multiple projects in a fast-paced environment.
- Proactively tackle challenges and adapt to changing priorities. Willingness to accommodate flexible schedules to support global design teams is essential.
-
Foundry Tapeout Engineer
1 week ago
Marvell Technology Santa Clara, United StatesMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affect th ...
-
Design Verification Engineer
1 week ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Design Verification Engineer
4 days ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. · On going needs additional 10 engineers in team. · Position detail: S ...
-
Circuit Design Engineer
2 weeks ago
LanceSoft Santa Clara, United StatesLocation: · Folsom or Santa Clara or San Diego, CA. · Hybrid. 2-3 days onsite. · PLL Circuit Design Engineer · Key Responsibilities: · • Help design of building blocks of a PLL · • Run pre-tapeout verification flows to confirm design meets performance, power, reliability and t ...
-
Circuit Design Engineer
1 day ago
Managed Staffing Santa Clara, United StatesJob Title: Analog Design Engineer · Max bill rate: $90/hr · Location: Flexible. Folsom, San Diego, Fort Collins, Austin preferred. · Duration: 2 years max · The Person · Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated subblocks ...
-
Lead Mixed-Signal ASIC Engineer
1 week ago
Anello Photonics Santa Clara, United StatesAbout Anello Photonics: · ANELLO Photonics is a leading-edge technology company based in Santa Clara, CA. The company has developed integrated photonic system-on-chip technology for next generation navigation. ANELLO's SIPHOGTM gyroscope is based on its patented photonic integr ...
-
Physical Design Methodology Engineer
1 week ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a Physical Design Methodology Engineer. As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design.Required/Minimum Qualifications:7 years of related technical engineering experienceo O ...
-
pll circuit design engineer
2 weeks ago
Infobahn Softworld Santa Clara, United StatesJob Description · Job Description · Please share resume to · Role Title: PLL Circuit Design Engineer · Location: Folsom, CA / Santa Clara, CA / San Diego, CA ( Any one location on Hybrid module 2-3 days onsite ) · Duration: 12+ months contract · THE PERSON: · Solid knowledge ...
-
Circuit Design Engineer
1 week ago
Managed Staffing Santa Clara, United StatesPLL CIRCUIT DESIGN ENGINEER · Remote candidates are acceptable as long as they are in the US. · The Role · We are searching for an experienced Circuit Design Engineer to join the fast-growing PLL design team, responsible for defining, specifying, and implementing current and f ...
-
Sr. Product Engineer
1 week ago
OMNIVISION Santa Clara, United StatesDescription · Primary responsibility is to bring a new product from tapeout to mass production. Candidate designs a characterization/testing plan and works with R&D teams and manufacturing engineers on technical issues, resolving these issues to meet performance requirements on ...
-
PLL Circuit Design Engineer
2 weeks ago
US Tech Solutions Santa Clara, United States*Job Title: PLL Circuit Design Engineer · *Location: Santa Clara, CA (Hybrid 2-3 days onsite/week) · *Duration: 6 months contract, Full-Time · Employment Type: W-2 · Job Description: · Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated ...
-
Physical Design Methodology Engineer
5 hours ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a Physical Design Methodology Engineer. As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design. · Responsibilities · Ownership of flows and automation for critical tools (place & ro ...
-
Physical Design Methodology Engineer
1 week ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a **Physical Design Methodology Engineer** . As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design. · **Responsibilities** · + Ownership of flows and automation for critical tools ...
-
CPU/AI Physical Design Block Lead
1 week ago
Tenstorrent Santa Clara, United StatesTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networkin ...
-
CPU/AI Physical Design Block Lead
1 week ago
Tenstorrent Santa Clara, United StatesTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networkin ...
-
pll circuit design engineer
2 weeks ago
Tekwissen Santa Clara, United StatesJob Title: PLL CIRCUIT DESIGN ENGINEER · Work Location: Santa Clara CA 95054 · Duration: 6 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $50-53/Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other count ...
-
Senior Physical Design Engineer
1 week ago
Tenstorrent Santa Clara, United StatesTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networkin ...
-
pll circuit design engineer
1 week ago
Tekwissen Santa Clara, United StatesJob Title: PLL CIRCUIT DESIGN ENGINEER · Work Location: Santa Clara CA 95054 · Duration: 6 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $50-53/Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countries i ...
-
Photonic Engine Development Engineer
2 weeks ago
Intel Santa Clara, United States**Job Description** · Intel Silicon Photonics Product Division (SPPD) is at the forefront of silicon photonics integration and is at the heart of Intel's transformation from a PC company to a company that powers the cloud and billions of smart, connected computing-devices. Since ...
-
Photonic Engine Designer
1 week ago
BuildSubmarines Santa Clara, CA, United StatesIntel Silicon Photonics Product Division (SPPD) is at the forefront of silicon photonics integration and is at the heart of Intel's transformation from a PC company to a company that powers the cloud and billions of smart, connected computing-devices. Since announcing the world's ...
Foundry Tapeout Engineer - Santa Clara, United States - Marvell Semiconductor
Description
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Marvell Foundry Tapeout Team plays an indispensable role in supporting all Marvell projects across cutting-edge technologies and specialized processes, serving as a critical gateway to the success of Marvell's products. As a Staff Engineer within this esteemed team, you will have a pivotal role in orchestrating seamless tapeout operations. Your responsibilities will include close collaboration with design, CAD, and operations teams to ensure the harmonious execution of tapeout flows and meticulous management of logistics with both internal stakeholders and external foundries. Leveraging your expertise will be instrumental in ensuring flawless and timely tapeout operations, thereby upholding Marvell's commitment to excellence and innovation across all fronts.What You Can Expect
What We're Looking For
Expected Base Pay Range (USD)
88, ,700, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at
