-
Design Engineer
2 weeks ago
Midas Consulting Santa Clara, United StatesTitle: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...
-
Design Verification Engineer
4 days ago
GAC Solutions Santa Clara, United StatesTitle - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...
-
Design Quality Engineer
3 days ago
Insight Global Santa Clara, United StatesTitle: Design Quality Engineers · Location: Onsite in Santa Clara, CA · Duration: On going Contract - potential to go perm · Must Haves: · 5+ years of experience within a med-device environment · Design quality engineering (NPD, Verification, Validation, etc.) · New Product Deve ...
-
RTL Design Engineer
2 weeks ago
Experis Santa Clara, United States contractLocation: Onsite San Jose, CA · JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linti ...
-
Design Engineer
2 weeks ago
Broadcom Corporation San Jose, United StatesBroadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...
-
Design Engineer
2 weeks ago
Innogrit San Jose, United StatesJob Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...
-
Design Engineer
3 hours ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's Timing Sign-O ...
-
Design Engineer
3 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's Timing Sign-Off g ...
-
Senior Mask Design Engineer
3 days ago
NVIDIA Santa Clara, United States Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of ...
-
Senior ASIC Design Engineer
4 weeks ago
NVIDIA Santa Clara, United States Full timeWe are now looking for a Senior ASIC Design Engineer · NVIDIA is seeking outstanding Senior ASIC Designer to design and implement the power efficient and performance leading GPU's. Push the state of the art in memory subsystem design. This position offers the opportunity to have ...
-
ASIC Design Engineer
3 weeks ago
P. Chappel Associates Inc Santa Clara, United States· Front-End ASIC Lead Design Engineer - Santa Clara, CA · Unique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. T ...
-
RTL Design Engineer
2 weeks ago
Infobahn Santa Clara, United StatesWe have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: · Best contact number: · Work Authorization: · Hourly Payrate expected (W2): · Month & Day of ...
-
Design Quality Engineer
3 hours ago
Insight Global Santa Clara, United StatesTitle: Design Quality Engineers · Location: Onsite in Santa Clara, CA · Duration: On going Contract - potential to go perm · Must Haves: · 5+ years of experience within a med-device environment · Design quality engineering (NPD, Verification, Validation, etc.) · New Product ...
-
Analog Design Engineer
2 weeks ago
Intellectt Inc Santa Clara, United StatesJob Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...
-
SoC Design Engineer
1 week ago
Omni Vision Inc Santa Clara, United States· Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform ...
-
SoC Design Engineer
3 weeks ago
Omni Vision Inc Santa Clara, United States· Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform ...
-
Physical Design Engineer
1 week ago
Marvell Semiconductor Santa Clara, United StatesAbout Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, y ...
-
Physical Design Engineer
3 weeks ago
Diverse Lynx Santa Clara, United StatesPhysical Design Engineer (8-15 Years Experience) Work Location - Santa Clara CA USA · Customer: TechMahindra · Job Description: · As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You will utilize tool ...
-
SoC Design Engineer
4 days ago
OVT group Santa Clara, United StatesBe responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. · Conduct image sensor array/analog related timing control design and STA. · Perfo ...
-
RTL Design Engineer
3 weeks ago
ObjectWin Technology Santa Clara, United StatesRTL Design Engineer - Specialized (US) · Location: San Jose, CA 95124 Onsite · 12 Months Contract · Job Description: · Location: Onsite San Jose, CA · JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip l ...
Circuit Design Engineer - Santa Clara, United States - Managed Staffing
Description
PLL CIRCUIT DESIGN ENGINEER
Remote candidates are acceptable as long as they are in the US.
The Role
We are searching for an experienced Circuit Design Engineer to join the fast-growing PLL design team, responsible for defining, specifying, and implementing current and future advanced PLL IPs powering products.
The Person
Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated subblocks including VCO, charge-pump, dividers, state machines, LDO, feedback and compensation techniques, bandgap, TDC, interpolator circuits, high speed buffers etc.
Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
Quality-oriented mindset
Strong and effective communication skills and team spirit
Key Responsibilities
Design of building blocks of a PLL including architecture development and transistor level circuit design
Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.
Work closely with mask design engineers to deliver the physical design as well as define production/bench-level test plans with post-silicon characterization groups for silicon evaluation to ensure interlocked and high-quality execution
Preferred Experience
5-8 years of professional experience in the semiconductor industry
Experience in FinFET & Dual Patterning nodes such as 16/14/10/7nm
Hands-on design experience in performance analog and hybrid Phase Locked Loops, analog-to-digital (ADC), digital-to-analog (DAC) data converter, VCO, LDO, bandgap, charge pump, op-amps, interpolator circuits.
Experience with the following is a plus: Digital PLL techniques, TDC or DSP and control theory experience related to digital PLLs, Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs.
Proficient with Cadence custom circuit design tools like ADE-L and ADE-XL and running Monte-Carlo, noise, aging, EM and IR drop simulations and stability analysis.
Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like)
Proficiency in scripting languages like Perl, Python, matlab etc. is a plus.
Able to work effectively in a team, with good interpersonal skills, enthusiasm and positive energy High-frequency design experience
Possess strong analytical/problem solving skills and pronounced attention to details
Must be a self-starter, and able to independently drive tasks to completion
Academic Credentials
Master's in electrical engineering or equivalent preferred
#J-18808-Ljbffr