Jobs
>
Santa Clara

    Product Design Engineering - Santa Clara, CA, United States - Intel Corporation

    Intel Corporation
    Intel Corporation Santa Clara, CA, United States

    3 weeks ago

    Default job background
    Description
    GPU Physical Design Engineer (CAD/Methodology) page is loaded GPU Physical Design Engineer (CAD/Methodology)
    Apply locations US, California, Folsom US, California, Santa Clara US, Texas, Austin US, Arizona, Phoenix time type Full time posted on Posted 3 Days Ago job requisition id JR

    Job Details:
    Join us, because at Intel, we are building a better tomorrow.

    We are a global team in the Client Graphics and AI organization that drives innovation in CAD solutions to deliver next generation, industry-leading Graphics/AI products for Intel.

    We constantly push the boundaries of EDA innovation, creating and applying the newest ML/AI design capabilities on the latest process nodes in the industry.

    In this position, the candidate will be part of a dynamic, international team responsible for the Tools, Flows and Methodology for the creation of Graphics silicon products.

    Specifically, the candidate will be part of the horizontal team responsible for creating, owning and supporting implementation flows (floorplanning, synthesis, PnR, ECO) or signoff flows (static timing analysis, quality, formal equivalence) for Graphics products.

    Candidate will be expected to work independently to understand product needs, create innovative implementation solutions and drive their adoption by working closely with the physical design team.

    Candidate is expected to liaise with major EDA tool vendors in driving the creation of new tool capabilities for PPA attainment as well support their deployment and usage in production programs at Intel.

    Strong team player with the ability to work with a large, international team

    Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research and relevant previous job and/or internship experience.

    Bachelor's degree in Electrical/Computer Engineering, or related STEM degree with 3+ years relevant work experience, or
    Master's degree in Electrical/Computer Engineering, or related STEM degree with 1+ years relevant work experience in all of the following:

    Strong hands-on understanding and experience of using industry-standard chip design implementation tools such as Fusion Compiler, Genus/Innovus, ICC-DP, as well as Signoff tools such as PrimeTime, StarRC, Formality/Conformal, Redhawk for the creation of high performance designs.

    Conceptual understanding of physical design implementation steps and sign-off timing, reliability and quality expectations, needed to optimize high performance designs.

    Good scripting experience in Tcl, Python, and/or similar languages.
    Experiences and knowledge on handling large designs either in implementation or sign off methodology perspective


    Experienced Hire Shift:
    Shift 1 (United States of America)

    Primary Location:

    The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones.

    As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products.

    As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

    All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

    It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. GPU Physical Design Engineer (CAD/Methodology)
    locations 4 Locations time type Full time posted on Posted 3 Days Ago GPU Physical Design Engineer (Physical Design CAD)
    locations 4 Locations time type Full time posted on Posted 3 Days Ago GPU Physical Design Engineer

    locations 4 Locations time type Full time posted on Posted 3 Days Ago Intel provides reasonable accommodation to applicants and employees.

  • Dawar Consulting, Inc.

    Mechanical Design Engineer 4

    2 weeks ago

    Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...

  • NVIDIA Corporation

    Design Engineer/Senior Design Engineer

    3 weeks ago

    NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...

  • NVIDIA Corporation

    Design Engineer/Senior Design Engineer

    2 weeks ago

    NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    1 week ago

    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...

  • Midas Consulting

    Design Engineer

    1 week ago

    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...

  • CYNET SYSTEMS

    Design Engineer/Senior Design Engineer

    2 weeks ago

    CYNET SYSTEMS Santa Clara, CA, United States

    Job Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...

  • Infobahn Softworld Inc

    Design Engineer

    6 days ago

    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • General Atomics and Affiliated Companies

    Engineering Designer Llnl

    4 days ago

    General Atomics and Affiliated Companies Livermore, United States

    General Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...

  • Innogrit

    Design Engineer

    2 weeks ago

    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...

  • Broadcom Corporation

    Design Engineer

    4 days ago

    Broadcom Corporation San Jose, United States

    Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...

  • Intel Corporation

    Product Engineer/Design Engineer

    3 weeks ago

    Intel Corporation Santa Clara, CA, United States

    Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...

  • BKF Engineers

    Design Engineer

    3 days ago

    BKF Engineers San Jose, United States

    · We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...

  • Intellectt Inc

    Analog Design Engineer

    6 days ago

    Intellectt Inc Santa Clara, United States

    Job Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...

  • Infobahn Softworld

    Design Engineer

    1 day ago

    Infobahn Softworld San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of des ...

  • USA Tech Recruitment

    Design Engineer/Senior Design Engineer

    2 weeks ago

    USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...

  • Infobahn

    RTL Design Engineer

    1 week ago

    Infobahn Santa Clara, United States

    We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: · Best contact number: · Work Authorization: · Hourly Payrate expected (W2): · Month & Day of ...

  • TekWissen ®

    RTL Design Engineer

    1 week ago

    TekWissen ® Santa Clara, United States

    Job Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $78 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...

  • Capgemini Engineering

    Design Verification Engineer

    1 week ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Cepton Technologies

    Design Engineer/Senior Design Engineer

    2 weeks ago

    Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...

  • TekWissen ®

    RTL Design Engineer

    2 weeks ago

    TekWissen ® Santa Clara, United States

    Job Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $80 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...