- Develop and implement high-performance, low-power, and area-efficient digital designs for ASICs and SoCs using industry-standard EDA tools.
- Work closely with design teams to understand the requirements and constraints of the design, and provide feedback on design feasibility, timing, and power.
- Write and implement block level and top level constraints for synthesis, perform timing closure, and gate level simulation.
- Develop and implement synthesis flows and methodologies, and drive improvements in the design process.
- Debug and resolve design issues related to synthesis, timing, power, and area.
- Design and support DFT flows, including scan insertion and ATPG.
- Optimize designs for power, performance, and area, and meet design goals within the given schedule. Implement memory BIST and repair, and support post-silicon validation.
- Implement pipelining at different levels for performance optimization and timing closure.
- Perform power analysis and optimize designs for low power.
- Bachelor's/Master's degree in Electrical/Electronic Engineering or Computer Science. At least 10 years of experience in ASIC/VLSI design, with a focus on synthesis, design, and DFT.
- Strong understanding of digital design principles, and experience with RTL coding in Verilog/SystemVerilog.
- In-depth knowledge of synthesis methodologies and tools from leading EDA vendors ( Genus, Tempus, DC, PrimeTime, etc).
- Experience with writing design constraints for synthesis, timing closure, gate level simulation, and pipelining at different levels for performance optimization and timing closure.
- Experience with DFT flows, including scan insertion and ATPG.
- Familiarity with physical design and backend flow.
- Experience with power analysis and optimization flows such as power gating, clock gating, voltage scaling, and dynamic voltage frequency scaling.
- Experience with memory BIST and repair, and post-silicon validation.
- Experience with deep technology nodes and very large designs.
- Experience with scripting languages such as Perl, Python, or Tcl.
- Excellent problem-solving skills and ability to work independently and in a team environment.
- Strong communication and interpersonal skills, with the ability to interact effectively with cross-functional teams.
- Proven track record of delivering successful designs on time and meeting performance, power, and area goals.
-
Design Engineer/Senior Design Engineer
Found in: Jooble US O C2 - 13 seconds ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...
-
Design Engineer
Found in: Lensa US 4 C2 - 4 days ago
Intel Santa Clara, United StatesIntel Foundry Services (IFS) is an independent foundry business that is established to meet our customers' unique product needs. With the first Open System Foundry model in the world, our combined offerings of wafer fabrication, advanced process, and Design Engineer, Electrical E ...
-
Design Engineer/Senior Design Engineer
Found in: Jooble US O C2 - 2 days ago
CYNET SYSTEMS Santa Clara, CA, United StatesJob Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...
-
Senior design engineer
Found in: Jobleads US C2 - 2 hours ago
Tachyum Inc. Santa Clara, CA, United StatesLevel: Experienced, Full Time Employee · Responsibilities · Responsibility for design of high performance and low power data processing chip · Drive and deliver gate level netlist and placement in line with new computational mechanism · Micro-architectural definition, writing ...
-
Design Engineer/Senior Design Engineer
Found in: Jooble US O C2 - 4 days ago
USA Tech Recruitment San Jose, CA, United StatesSenior ASIC Design Engineer | AI Start-up | AI interference Solutions | San Jose · Are you a Senior-level Design Engineer with experience, or looking to work, in Generative AI? · This is an opportunity to join a highly funded and expanding startup, working on cutting-edge projec ...
-
Product Engineer/Design Engineer
Found in: Jooble US O C2 - 2 hours ago
Intel Corporation Santa Clara, CA, United StatesIntel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...
-
Senior Design Engineer
Found in: Jobleads US C2 - 2 hours ago
Tachyum Inc. Santa Clara, CA, United StatesWe are looking for a skilled design engineers to architect and oversee interfacing our low-speed interfaces to our high-speed interconnect. These blocks include Boot logic, Serial Interfaces, and debug logic · Responsibilities · Working with a small team to implement, debug, an ...
-
Design Engineer
Found in: Lensa US 4 C2 - 3 days ago
Innogrit San Jose, United StatesJob Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...
-
Physical Design Engineer
Found in: Appcast US C2 - 6 days ago
Infotree Global Solutions Santa Clara, United StatesQualifications: · You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a positive factor in identifying top candidates. · Minimum Qualifications: · C ...
-
SoC Design Engineer
Found in: Lensa US 4 C2 - 3 days ago
Omni Vision Inc Santa Clara, United States· Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform ...
-
Circuit Design Engineer
Found in: Appcast US C2 - 4 days ago
LanceSoft, Inc. Santa Clara, United StatesLocation: Folsom or Santa Clara or San Diego, CA. · Hybrid. 2-3 days onsite. · PLL Circuit Design Engineer · Key Responsibilities: · • Help design of building blocks of a PLL · • Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing ...
-
Design Engineer/Senior Design Engineer
Found in: Jooble US O C2 - 2 hours ago
InnoPhase IoT San Jose, CA, United StatesJob Description: · Join Innophase IoT as a Senior ASIC Design Engineer and be contribute to the development ofLow-power WiFi, BT/BLE RTL design, and implementation. You will be involved in the design · development cycle, which includes participating in high-level product specific ...
-
Design Verification Engineer
Found in: Appcast US C2 - 20 hours ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random · te ...
-
Mechanical Design Engineer
Found in: Lensa US 4 C2 - 4 days ago
Universal Display Santa Clara, United StatesOVJP Corporation is a wholly owned subsidiary of Universal Display Corporation (Nasdaq: OLED) , a world leader in the development of innovative organic light emitting device (OLED) technology for use in flat panel displays, lighting and other opto-electronic applications. OVJP wa ...
-
SOC Design Engineer
Found in: Lensa US 4 C2 - 5 days ago
NVIDIA Santa Clara, United StatesSOC Design Engineer - New College Grad 2024 page is loaded · SOC Design Engineer - New College Grad 2024 · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · JR · We are looking for SOC Design Engineer ...
-
Senior Design Engineer
Found in: Lensa US 4 C2 - 5 days ago
NVIDIA Santa Clara, United StatesWe are now looking for a Senior Hardware Design Engineer for our Tegra group:NVIDIA is seeking passionate Senior Hardware Design Engineers to verify, design and verify the worlds leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, ...
-
Design Quality Engineers
Found in: Lensa US 4 C2 - 4 days ago
Kelly Services, Inc. Santa Clara, United States#x. A 0; Design Quality engineers are to help support the system quality engineering team. Support design verification/design validation effort for the program. Support review of design verification protocols/reports, test method validation, test fix Quality Engineer, Design, Eng ...
-
RTL Design Engineer
Found in: Lensa US 4 C2 - 5 days ago
Managed Staffing Santa Clara, United StatesJOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting Design Engineer, Senior, Desi ...
-
Physical Design Engineer
Found in: Lensa US 4 C2 - 3 days ago
Diverse Lynx Santa Clara, United StatesPhysical Design Engineer (8-15 Years Experience) Work Location - Santa Clara CA USA · Customer: TechMahindra · Job Description: · As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You will utilize tool ...
-
Mechanical Design Engineer
Found in: Lensa US 4 C2 - 1 day ago
Celestial Services Santa Clara, United StatesJob Description: · Celestial AI, a trailblazer in cutting-edge technology at the intersection of photonics, packaging, and advanced manufacturing, is actively seeking a seasoned Mechanical Engineer to join our innovative team. As a pivotal member of Celestial AI, you will play a ...
Senior ASIC/VLSI Synthesis and Design Engineer - Santa Clara, CA, United States - Celestial AI
Description
Job Description
Job Description
About Celestial AI
As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.
Job Description:
We are seeking a highly skilled Senior ASIC/VLSI Synthesis and Design Engineer to join our team. The successful candidate will be responsible for developing and implementing complex digital designs for high-performance ASICs and SoCs. The role will involve working closely with design teams to optimize the designs for power, performance, and area while meeting stringent time-to-market constraints. The ideal candidate should have a strong background in ASIC/VLSI design flow, digital design, and synthesis methodologies, as well as experience in clock level and top-level synthesis, timing closure, gate level simulation, DFT, power analysis, memory BIST and repair. Experience with deep technology nodes and very large designs is also essential.
ESSENTIAL DUTIES AND RESPONSIBILITIES:
QUALIFICATIONS:
For California location:
As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $175, $195, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.
#LI-Onsite
#J-18808-Ljbffr
