RTL Design Engineer - Santa Clara, United States - Managed Staffing

    Default job background
    Description

    JOB DUTIES:
    Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting Design Engineer, Senior, Design, Engineer, Technology, Staffing