Jobs
>
Santa Clara

    Principal Package Engineer - Santa Clara, United States - Marvell Technology

    Default job background
    Description
    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

    At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow.

    For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

    Your Team, Your ImpactMarvell Semiconductor, a global leader in the development and production of high-performance semiconductor technology, is seeking a seasoned Principal Packaging Engineer to join our team in Santa Clara, CA.

    This role is pivotal for driving innovation and excellence in our packaging engineering processes and outcomes.

    The successful candidate will have a deep technical background in semiconductor packaging technologies, combined with proven experience in leading and managing a team of engineers.

    What You Can ExpectPotentially lead a team of 3 package engineers, setting high standards for execution and innovation, while fostering a collaborative and results-driven environment.

    Strategically manage the development and implementation of advanced packaging technologies to enhance product performance and reliability.

    Provide technical leadership in the design, simulation, and analysis of semiconductor packages to ensure optimal thermal, mechanical, and electrical performance.

    Work closely with cross-functional teams (R&D, design, manufacturing, quality, and supply chain) to ensure seamless integration and alignment of packaging strategies with company goals.

    Drive continuous improvement initiatives in packaging processes, tools, and methodologies to reduce cost, improve quality, and enhance yield.
    Manage the team's project portfolio, prioritizing tasks and allocating resources to meet deadlines and business objectives efficiently.
    Mentor and develop team members, enhancing their skills and career progression through targeted training and challenging project assignments.

    Stay abreast of industry trends, technological advancements, and competitive strategies in semiconductor packaging to ensure Marvell remains at the cutting edge.

    Lead troubleshooting and problem-solving efforts related to packaging design and process issues, implementing robust solutions to prevent recurrence.

    Contribute to the intellectual property portfolio of the company through innovation and patent generation in the field of semiconductor packaging.

    What We're Looking ForBachelor's degree in Mechanical Engineering, Materials Science, Chemical Engineering, or a related technical field; advanced degree (MS or PhD) preferred.

    Minimum of 10 years of experience in semiconductor packaging engineering, with a comprehensive understanding of advanced packaging technologies such as 2.5D, 3D IC, Flip Chip, WLCSP, and Fan-Out.

    At least 5 years of experience in a leadership or management role, with a proven track record of building, leading, and mentoring a high-performing engineering team.

    Strong project management skills, with the ability to lead complex projects across cross-functional teams.
    Excellent analytical and problem-solving skills, with a strong focus on results and a commitment to quality.
    Exceptional communication and interpersonal skills, capable of fostering strong internal and external relationships.
    Demonstrated ability to operate effectively in a fast-paced, dynamic environment, adapting to evolving business and technical challenges.

    Familiarity with relevant industry standards and regulatory requirements related to semiconductor packaging.#LI-MC1Expected Base Pay Range (USD)130, ,700, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

    The expected base pay range for this role may be modified based on market conditions.
    Additional Compensation and Benefit Elements At Marvell, we offer a total compensation package with a base, bonus and equity.
    Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

    This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office.

    All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

    Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at

  • Cisco

    Packaging Engineer

    2 weeks ago


    Cisco San Jose, United States

    Who We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an ...

  • Cisco

    Packaging Engineer

    3 weeks ago


    Cisco San Jose, United States

    Who We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an En ...

  • InterSources

    Packaging Engineer

    1 week ago


    InterSources San Jose, United States

    Title: Packaging Engineer (Semiconductor) · Location: Santa Clara, CA · Duration: Full-time/Perm · Client Labs Inc., a semiconductor company headquartered in the heart of California's Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems t ...

  • InterSources

    Packaging Engineer

    2 weeks ago


    InterSources San Jose, United States

    Title: Packaging Engineer (Semiconductor)Location: Santa Clara, CADuration: Full-time/Perm Client Labs Inc., a semiconductor company headquartered in the heart of California's Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout ...

  • Cisco

    Packaging Engineer

    1 week ago


    Cisco San Jose, United States

    Who We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an ...

  • Cisco

    Packaging Engineer

    6 days ago


    Cisco San Jose, United States

    Who We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an En ...

  • Cisco

    Packaging Engineer

    20 hours ago


    Cisco San Jose, United States

    We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an Engineer in th ...


  • Marvell Semiconductor Santa Clara, United States

    About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell ...


  • Marvell Semiconductor Santa Clara, United States

    About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell ...


  • Astera Labs Santa Clara, United States

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...


  • Marvell Technology Santa Clara, United States

    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you c ...


  • Astera Labs Santa Clara, United States

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...


  • Astera Labs Santa Clara, United States

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...


  • Marvell Semiconductor Santa Clara, United States

    About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, y ...


  • Astera Labs Inc. Santa Clara, United States

    As an Astera Labs · Senior Semiconductor Packaging Engineer , you'll be developing connectivity products for leading cloud service providers and server/networking OEMs. Your primary focus will be utilizing your expertise in signal and power integrity to optimize package and syst ...

  • Applied Materials

    Packaging Engineer E5

    3 weeks ago


    Applied Materials Santa Clara, United States

    The successful candidate will be in Albany, NY or Santa Clara, CA as a member of a global diverse cross functional team responsible for developing new modules in Advanced Semiconductor Packaging. Key attributes of a successful candidate: Domain expertise in W2W hybrid and fusion ...


  • DeepSight Technology Santa Clara, United States

    DeepSight Technology Inc. is a rapidly growing startup company that has developed breakthrough technology in ultrasound imaging. This new technology will both extend the range and clarity over current systems by 10x - 100x We are setting new standards that will dramatically impro ...


  • NVIDIA Santa Clara, United States

    NVIDIA's invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing - with the GPU acting as the brain of compute ...


  • DeepSight Technology Santa Clara, United States

    DeepSight Technology Inc. is a rapidly growing startup company that has developed breakthrough technology in ultrasound imaging. This new technology will both extend the range and clarity over current systems by 10x - 100x We are setting new standards that will dramatically impro ...

  • eTeam

    Packaging Engineer

    3 weeks ago


    eTeam Sunnyvale, United States

    AD01 · Title: RF/mmWave Packaging Engineer · Location: Sunnyvale, CA - Onsite · Specialty: OSAT, RF filters, PA and LNA design · Responsibilities: · Simulate RF HW design using a 3D EM simulation tool for product integration. · Measure the RF HW performance and correlate it ...