- MS/PhD in Electrical Engineering
- A minimum of 5 years of experience in packaging SI/PI analysis and optimization, encompassing interconnections at various levels (chip, package, and PCB).
- Hands-on experience in using package and PCB extraction tools such as ANSYS 3DLayout, HFSS or SIwave and developing complete SI/PI models and performing system-level analysis for package optimization and tape-out.
- Experience of independently driving package development from concept to production in the NPI cycle by working cross-functionally with both internal teams and external suppliers.
- Entrepreneurial, open-minded behavior and hands-on work ethic with the ability to prioritize a dynamic list of multiple tasks. Working with minimal guidance and supervision to deliver solutions.
- Experience of extracting FCBGA package SI models such as s-parameter and SPICE.
- Experience of performing complete PDN analysis such as DCIR, power tree, loop inductance, target impedance and AC time domain analysis.
- Experience of using circuit and system level analysis tools (such as Keysight ADS) to drive chip + package + PCB simulation, optimization and sign-off (ERL, eye-diagram, transient response, etc.).
- Deep knowledge of industry best known design method and commonly used SI/PI optimization techniques.
- Working knowledge of typical high-speed industry protocols such as PCIe, SERDES, Ethernet, DDR, CXL, etc.
- Able to perform simulation-to-measurement correlation analysis, and refine modeling methodology and flow, to ensure real-world performance match design expectations.
- Understanding of FCCSP and FCBGA packages from perspectives of electrical performance, material characteristics, manufacturing, BOM, supply chain, reliability, risk management and failure analysis.
- Experience of working directly with substrate suppliers and OSAT vendors in package development cycle.
- Allegro Package Designer (APD) experience to view, edit or verify designs for optimization iterations and package sign-off.
- Experience of DDR channel simulation analysis is a plus.
- Experience with electrical measurement equipment such as VNA, oscilloscope, and TDR is a plus.
-
Packaging Engineer
3 weeks ago
Cisco San Jose, United StatesWho We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an ...
-
Packaging Engineer
2 weeks ago
InterSources San Jose, United StatesTitle: Packaging Engineer (Semiconductor) · Location: Santa Clara, CA · Duration: Full-time/Perm · Client Labs Inc., a semiconductor company headquartered in the heart of California's Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems t ...
-
Packaging Engineer
3 weeks ago
InterSources San Jose, United StatesTitle: Packaging Engineer (Semiconductor)Location: Santa Clara, CADuration: Full-time/Perm Client Labs Inc., a semiconductor company headquartered in the heart of California's Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout ...
-
Packaging Engineer
2 weeks ago
Cisco San Jose, United StatesWho We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an ...
-
Packaging Engineer
5 days ago
Cisco San Jose, United StatesWe are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an Engineer in th ...
-
Packaging Engineer
1 week ago
Cisco San Jose, United StatesWho We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an En ...
-
Packaging Engineer
4 weeks ago
Cisco San Jose, United StatesWho We Are · We are a team that delivers protective product packaging that is sustainable, cost effective, and positively impacts the customer experience. We develop solutions that help millions of people connect and collaborate from all over the world · What You'll Do · As an En ...
-
Principal Package Engineer
3 weeks ago
Marvell Semiconductor Santa Clara, United StatesAbout Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell ...
-
Principal Package Engineer
3 weeks ago
Marvell Semiconductor Santa Clara, United StatesAbout Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell ...
-
Semiconductor Packaging Engineer
1 week ago
Astera Labs Santa Clara, United StatesAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...
-
Semiconductor Packaging Engineer
3 weeks ago
Astera Labs Santa Clara, United StatesAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...
-
Principal Package Engineer
2 weeks ago
Marvell Technology Santa Clara, United StatesAbout Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you c ...
-
Principal Package Engineer
3 weeks ago
Marvell Technology Santa Clara, United StatesAbout Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you c ...
-
Photonics Packaging Engineer
3 weeks ago
DeepSight Technology Santa Clara, United StatesDeepSight Technology Inc. is a rapidly growing startup company that has developed breakthrough technology in ultrasound imaging. This new technology will both extend the range and clarity over current systems by 10x - 100x We are setting new standards that will dramatically impro ...
-
Packaging Development Engineer
1 week ago
NVIDIA Santa Clara, United StatesNVIDIA's invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing - with the GPU acting as the brain of compute ...
-
Packaging Engineer E5
3 weeks ago
Applied Materials Santa Clara, United StatesThe successful candidate will be in Albany, NY or Santa Clara, CA as a member of a global diverse cross functional team responsible for developing new modules in Advanced Semiconductor Packaging. Key attributes of a successful candidate: Domain expertise in W2W hybrid and fusion ...
-
Principal Package Engineer
1 week ago
Marvell Semiconductor Santa Clara, United StatesAbout Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, y ...
-
Semiconductor Packaging Engineer
3 weeks ago
Astera Labs Inc. Santa Clara, United StatesAs an Astera Labs · Senior Semiconductor Packaging Engineer , you'll be developing connectivity products for leading cloud service providers and server/networking OEMs. Your primary focus will be utilizing your expertise in signal and power integrity to optimize package and syst ...
-
Photonics Packaging Engineer
2 weeks ago
DeepSight Technology Santa Clara, United StatesDeepSight Technology Inc. is a rapidly growing startup company that has developed breakthrough technology in ultrasound imaging. This new technology will both extend the range and clarity over current systems by 10x - 100x We are setting new standards that will dramatically impro ...
-
Packaging Engineer
3 weeks ago
eTeam Sunnyvale, United StatesAD01 · Title: RF/mmWave Packaging Engineer · Location: Sunnyvale, CA - Onsite · Specialty: OSAT, RF filters, PA and LNA design · Responsibilities: · Simulate RF HW design using a 3D EM simulation tool for product integration. · Measure the RF HW performance and correlate it ...
Semiconductor Packaging Engineer - Santa Clara, United States - Astera Labs
Description
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with hyperscalers and the data center ecosystem, we are an innovation leader of products that are flexible, interoperable, and reliable. We are headquartered in the heart of California's Silicon Valley, with R&D centers and offices in Taiwan, China, Vancouver and Toronto, Canada, and Haifa, Israel.
As an Astera Labs Senior Semiconductor Packaging Engineer, you'll be developing connectivity products for leading cloud service providers and server/networking OEMs. Your primary focus will be utilizing your expertise in signal and power integrity to optimize package and system-level performance. Your role involves managing package engineering tasks throughout the product lifecycle, collaborating with chip and package design, manufacturing, and hardware engineering to meet program goals, including schedule, cost, and manufacturing requirements, all while emphasizing the critical aspect of system-level SI/PI.
Basic qualifications:
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
