-
Senior Design Verification Engineer
3 weeks ago
SambaNova Systems Palo Alto, United StatesThe third era of AI has arrived, powered by Generative AI. Generative AI is achieving step-function increases in scale, versatility, and accuracy compared to legacy AI technologies, presenting an opportunity for organizations to fundamentally transform their business and operatio ...
-
Engineer, Design Verification Engineering
4 weeks ago
VMware, Inc. Palo Alto, CA, United StatesDesign Verification Engineer CPU & Server Platform** · Software Engineering · * We are CPU & Server Platform team responsible for ESXi operating system and core virtualization infrastructure. In this role you will be part of Hardware team creating next generation HW accelerators ...
-
Design Verification Engineer CPU
4 weeks ago
VMware, Inc. Palo Alto, CA, United States**Design Verification Engineer CPU & Server Platform** · CAROUSEL_PARAGRAPH · No · Palo Alto, California · Software Engineering · R · ** Share Job** · mail_outlineGet future jobs matching this search · or ** Job Description** · **Business overview:** · We are CPU & Server P ...
-
Design Verification Engineer
3 weeks ago
SambaNova Systems Stanford, United StatesThe era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. · SambaNova Suite ...
-
Design Verification Engineer
1 week ago
Understanding Recruitment Mountain View, United StatesAcceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT. With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive late ...
-
Design Verification Engineer
2 weeks ago
Acceler8 Talent Mountain View, United StatesAcceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT. With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive late ...
-
ASIC Engineer, Design Verification
1 week ago
META Menlo Park, United StatesSummary: · Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will ...
-
NovaTech Solutions West Menlo Park, United StatesSenior Verification Engineer · We are currently seeking a passionate Senior Verification Engineer to join our team in West Menlo Park. Our goal is to co-create a new category of super servers and make a significant impact in the AI and datacenter industry. · Our innovative soluti ...
-
Design Verification Engineer
2 days ago
Quest Global Sunnyvale, United StatesHello , · Hope you doing good · Job Profile description. · location - Sunnyvale, California, United States · 7+ YOE in DV. · IP verification experience using SV/UVM methodology. · Excellent coding and debugging skills, should have exp. In coding various TB components. · AMBA pro ...
-
Principal Design Verification Engineer
1 week ago
SambaNova Systems Palo Alto, United StatesThe era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. · SambaNova Suite ...
-
Design Verification Engineer CPU
3 weeks ago
VMware Stanford, United States**Design Verification Engineer CPU & Server Platform** · CAROUSEL_PARAGRAPH · No · Palo Alto, California · Software Engineering · R · ** Share Job** · mail_outlineGet future jobs matching this search · or ** Job Description** · **Business overview:** · We are CPU & Serv ...
-
Design Verification Engineer CPU
1 week ago
VMware Palo Alto, United States**Design Verification Engineer · CPU & Server Platform** · CAROUSEL_PARAGRAPH · * No · * Palo Alto, California · * Software Engineering · * R2115872 · ** · Share Job** · mail_outlineGet future jobs matching this search · or · ** Job Description** · **Business overview:** · We ...
-
Design Verification Engineer
4 weeks ago
Zenex Partners San Jose, United StatesPosition Title: Design Verification Engineer (GPU Subsystems) · Department: Technical · Location: San Jose, California, United States · Position Type: Extendable contact for 12 month · Role type : W2, C2C and 1099 · Description: As a Design Verification Engineer, you will play a ...
-
Design Verification Engineer
3 days ago
GAC Solutions Santa Clara, United StatesTitle - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...
-
Design Verification Engineer
3 days ago
Synapse Design Inc. San Jose, United StatesSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...
-
Design Verification Engineer
9 hours ago
AMD San Jose, United States Full time· WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...
-
Design Verification Engineer
3 weeks ago
Intelliswift Software San Jose, United StatesTitle: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...
-
Design Verification Engineer
11 hours ago
SpaceX Sunnyvale, United StatesDesign Verification Engineer (Silicon Engineering) at SpaceX · Sunnyvale, CA · SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologie ...
-
Staff Design Verification Engineer
1 week ago
Lightmatter Mountain View, United StatesStaff Design Verification Engineer · Lightmatter is a photonic computer company redefining what computers and human beings are capable of by building engines that will power discoveries and drive progress in a sustainable way. With modern human progress relying heavily on comput ...
-
FPGA Design Verification Engineer
2 weeks ago
IBA InfoTech Mountain View, United StatesDesign Verification Engineer Santa Clara, CA Job Type: Contract Background check: Mandatory Meet and great: Mandatory UVM/ OVM/ System. Verilog/ Python/ C/ C Responsibilities: - Architect and Create verification environments using System-Verilog and Verification, Engineer, Design ...
ASIC Engineer, Design Verification - Menlo Park, United States - META
Description
Summary:
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.
We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.
As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta's data center applications.
You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure.
Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design.
The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
Required Skills:
ASIC Engineer, Design Verification Responsibilities:
Lead the DV effort of complex Compute IP's, from start to finish
Define and implement complex Compute IP verification plans, architect & build reusable test benches, coordinate technical work across multiple sub-blocks
Work closely with the design, performance/modeling and emulation teams to identify/define microarchitecture performance KPIs, setup testbenches to achieve the desired goals
Contribute to the development of CPU ISA test generation tools
Collaborate with the team to build comprehensive & reusable checking methodology for CPU/GPU like IP (instruction accurate models, memory consistency & coherence models etc.)
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the Design team Develop and drive continuous Design Verification improvements
Minimum Qualifications:
Minimum Qualifications:
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
Strong background in Computer Architecture, memory & cache coherency, data consistency, CPU fetch/decode/load-store/cache blocks
10+ years experience in complex CPU/GPU verification, proven track record of 'first-pass success in similar environments
10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
Experience with verification techniques beyond simulation - like assertions, formal, emulation and software-driven verification
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Experience in architecting and implementing Design Verification infrastructure
Preferred Qualifications:
Preferred Qualifications:
Experience with verification of ARM/RISC-V based CPUs, GPUs and subsystems used for general purpose compute
Experience with Design verification of Data-center applications for AI/ML
Experience in development of UVM based verification environments from scratch
Experience with revision control systems like Mercurial(Hg), Git or SVN
Experience working across and building relationships with cross-functional design, model and emulation teams
Public Compensation:
$212,000/year to $291,000/year + bonus + equity + benefits
Industry:
Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer.
We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics.
We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-
