Jobs
>
San Jose

    Design Verification Engineer - San Jose, United States - Zenex Partners

    Zenex Partners
    Zenex Partners San Jose, United States

    4 weeks ago

    Default job background
    Description

    Description

    Design Verification Engineer

    12 Months contract with possibility of extension

    San Jose, CA (Hybrid 3 - 4 days in office)

    As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.

    Responsibilities

    • Triage regression failures and make testbench updates
    • Debug functional errors in RTL model using simulation and debug tools.
    • Maintain efficient and clean regression status
    • Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification.
    • Review Architecture and Micro-Architecture specifications.
    • Closely work with Architects and RTL designers.
    • Define, maintain and execute unit level and/or Cluster level verification testplans.
    • Generate and run Testcases on logic simulation models.
    • Code Functional coverage models and System Verilog assertions.
    • Drive Functional Coverage and Code coverage to closure.

    Requirement

    • 5-15 years industry experience in a design verification role.
    • Proficient in System Verilog/UVM/OVM, OOP/C++
    • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
    • Experience with code coverage and functional coverage driven verification methodology. Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench.
    • Current state-of-the-art testbench development such as UVM methodology
    • Experience in design verification with UVM and SystemVerilog is a MUST
    • Excellent working knowledge of scripting languages such as Python or Perl.
    • Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
    • Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
    • Strong debugging skills
    • Strong programming skills with good understanding of algorithms and data structures
    • Good verbal and written communication skills.
  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Synapse Design Inc.

    Design Verification Engineer

    2 weeks ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...

  • IC Resources

    Senior Verification Engineer

    3 weeks ago

    IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...

  • Intelliswift Software

    Design Verification Engineer

    1 week ago

    Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • Mastech Digital

    Design Verification Engineer

    1 day ago

    Mastech Digital San Jose, United States

    Job Title: DV Engineer (Junior Level) · Location: San Jose, CA or San Diego, CA (Hybrid) · Contract Role · Requirement: · At least 3-4 years' experience required in abstract level · Jr level candidates - knowledge in UVM , System Verilog/Verilog. · BS/MS/PhD (or equivalent exper ...

  • AMD

    Design Verification Engineer

    1 week ago

    AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...

  • Acceler8 Talent

    Design Verification Engineer

    6 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...

  • OPENEDGES Technology, Inc.

    Design Verification Engineer

    4 weeks ago

    OPENEDGES Technology, Inc. San Jose, United States

    OPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Design Verification Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...

  • The Ash Group

    Design Verification Engineer

    5 days ago

    The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...

  • Intelliswift Software

    Design Verification Engineer

    6 days ago

    Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...

  • Synapse Design Inc.

    Physical Verification Engineer

    1 day ago

    Synapse Design Inc. San Jose, United States

    Job Responsibilities: · •Own physical convergence(DRC/LVS/ERC/softcheck/ESD/PERC) closure of a complex subsystem in PnR and calibre signoff tools. · •Strong scripting skills in calibre. · •Deep understanding on DRC, LVS, ERC, PERC runset files and signoff methodology. · •DRC, LV ...

  • Bayone

    Design Verification Engineer

    1 week ago

    Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...

  • Broadcom Corporation

    Principal Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...

  • IC Resources

    Design Verification Engineer

    1 week ago

    IC Resources San Jose, United States

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full remo ...

  • Intelliswift Software Inc

    Design Verification Engineer

    3 weeks ago

    Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • Acceler8 Talent

    Design Verification Engineer

    3 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a ke ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Synapse Design

    Design Verification Engineer

    2 days ago

    Synapse Design San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experience ...

  • Capgemini Engineering

    Design Verification Engineer

    3 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Bayone

    Design Verification Engineer

    6 days ago

    Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Design ...