beBee background
Professionals
>
San Jose
Purvin Talati

Purvin Talati

Design Verification Engineer

Engineering / Architecture

San Jose, Santa Clara

Social

About Purvin Talati:

Pursuing Masters in Electrical Engineering from San Jose State University

Experience

Holding 4 years of work experience in Design Verification domain.

-Worked on various FPGAs/SoC design verification environment. 

Education

-RTL design and synthesis 

-UVM

-System Verilog 

Professionals in the same Engineering / Architecture sector as Purvin Talati

Professionals from different sectors near San Jose, Santa Clara

Jobs near San Jose, Santa Clara

  • Design Verification Engineer

    1 month ago

    Jobs via Dice San Jose

    Dice is seeking Design Verification Engineers with 6-15+ years of experience. Apply via Dice today. · Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. · Develop test plans ...

  • Design Verification Engineer

    1 month ago

    CyberCoders Sunnyvale

    +We are seeking Design Verification Engineers at various seniority stages who come from a flexible and complex background, are well versed in subsystems, and are proficient in things like C/C++, Python, · +Bachelor's or Master's in Electrical Engineering or Computer Science · 6+ ...

  • ASIC Engineer, Design Verification

    1 month ago

    Lensa Sunnyvale

    +Job summary · Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. · +Responsibilities · Develop functional tests based on verification test plan · ...

See jobs in San Jose, Santa Clara