- Hybrid onsite 3 days per week (No Remote candidate)
- Knowledge of Blocklevel (unit level)
- Degubbing and development
- UVM, SystemVerilog exp
- 8 to 10 years of handson related exp
- Work with architects and designers to build verification environments and test plans
- Craft functional verification coverage strategy to ensure complete test suite implementation
- Develop assertions and checks to optimize isolation time and produce meaningful failing signatures
- Analyze failing tests to root cause along, working with RTL and reference modeling teams
- Provide input on Architectural and Micro-Architectural specifications for testability and accuracy
- Examine code coverage results, identifying exclusions and improving stimulus
- Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics Skills and Qualifications: Minimum requirements:
- BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role
- Proficient in System Verilog/UVM/OVM, and OOP/C++
- Deep understanding of constrained randomization and the development of efficient test suites
- Experience with code coverage and functional coverage-driven verification methodology.
- Experience in creating, running and debugging of SystemVerilog/UVM constraint-random testbench.
- Working knowledge of scripting languages such as Python or Perl
- Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines Preferred qualifications:
- MS CE/EE with 5+ years of industry experience in verification
- Good verbal and written communication skills
- Experience of GPU or CPU is a plus
-
Verification Engineer
2 weeks ago
Jobot San Jose, United StatesCome deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...
-
Verification Engineer
3 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Verification Engineer
2 weeks ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...
-
Verification Engineer
1 hour ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...
-
Senior Verification Engineer
2 weeks ago
IC Resources San Jose, United States Full timeJoin one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...
-
Design Verification Engineer
21 hours ago
Intelliswift Software San Jose, United StatesDesign Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...
-
Design Verification Engineer
2 days ago
AMD San Jose, United States Full time· WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...
-
Design Verification Engineer
4 weeks ago
The Ash Group San Jose, United States*W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...
-
Design Verification Engineer
2 weeks ago
OPENEDGES Technology, Inc. San Jose, United StatesOPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Design Verification Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...
-
Design Verification Engineer
4 weeks ago
Intelliswift Software San Jose, United StatesTitle: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...
-
Design Verification Engineer
1 week ago
Synapse Design Inc. San Jose, United StatesSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...
-
Design Verification Engineer
4 days ago
AMD San Jose, United States Full time· WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...
-
Design Verification Engineer
1 week ago
Bayone San Jose, United StatesLocal to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...
-
ASIC Verification Engineer
4 days ago
Yoh San Jose, United StatesASIC Verification Engineer · • Reviewing the product designs and noting likely points of failure. · • Designing verification methodology based on product designs and failure points. · • Determining testing environments and verification tools. · • Planning the method of sequence f ...
-
Principal Verification Engineer
3 days ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...
-
Design Verification Engineer
3 weeks ago
Capgemini Engineering Santa Clara, United StatesWe are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...
-
Design Verification Engineer
1 week ago
Intelliswift Software Inc San Jose, United StatesDesign Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...
-
IC Verification Engineer
1 week ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: · • ...
-
Design Verification Engineer
1 day ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Principal Verification Engineer
1 week ago
Broadcom Corporation San Jose, United StatesPlease Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broadco ...
Design Verification Engineer - San Jose, United States - Bayone
Description
Local to market in San JoseTechnical
Description
As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture.
Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU.Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date IEEE UVM version will place you among the elite within our profession.
RequirementsRole and Responsibilities:
Key responsibilities include