Jobs
>
San Jose

    Design Verification Engineer - San Jose, United States - Bayone

    Default job background
    Description
    Local to market in San Jose


    • Hybrid onsite 3 days per week (No Remote candidate)
    • Knowledge of Blocklevel (unit level)
    • Degubbing and development
    • UVM, SystemVerilog exp
    • 8 to 10 years of handson related exp
    Vertical
    Technical
    Description

    As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture.

    Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU.

    Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date IEEE UVM version will place you among the elite within our profession.

    Requirements

    Role and Responsibilities:
    Key responsibilities include

    • Work with architects and designers to build verification environments and test plans
    • Craft functional verification coverage strategy to ensure complete test suite implementation
    • Develop assertions and checks to optimize isolation time and produce meaningful failing signatures
    • Analyze failing tests to root cause along, working with RTL and reference modeling teams
    • Provide input on Architectural and Micro-Architectural specifications for testability and accuracy
    • Examine code coverage results, identifying exclusions and improving stimulus
    • Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics Skills and Qualifications: Minimum requirements:
    • BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role
    • Proficient in System Verilog/UVM/OVM, and OOP/C++
    • Deep understanding of constrained randomization and the development of efficient test suites
    • Experience with code coverage and functional coverage-driven verification methodology.
    • Experience in creating, running and debugging of SystemVerilog/UVM constraint-random testbench.
    • Working knowledge of scripting languages such as Python or Perl
    • Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines Preferred qualifications:
    • MS CE/EE with 5+ years of industry experience in verification
    • Good verbal and written communication skills
    • Experience of GPU or CPU is a plus

  • Jobot

    Verification Engineer

    2 weeks ago


    Jobot San Jose, United States

    Come deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...

  • Broadcom Corporation

    Verification Engineer

    3 weeks ago


    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    2 weeks ago


    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...


  • IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...


  • Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...


  • The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...


  • OPENEDGES Technology, Inc. San Jose, United States

    OPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Design Verification Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...


  • Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...


  • Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...


  • AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...


  • Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...


  • Yoh San Jose, United States

    ASIC Verification Engineer · • Reviewing the product designs and noting likely points of failure. · • Designing verification methodology based on product designs and failure points. · • Determining testing environments and verification tools. · • Planning the method of sequence f ...


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...


  • Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...


  • Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: · • ...


  • Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broadco ...