Jobs
>
Santa Clara

    Power Management Systems Design and Verification Engineer - Santa Clara, United States - Qualcomm

    Qualcomm
    Qualcomm Santa Clara, United States

    3 weeks ago

    Default job background
    Description


    Qualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics (wearables, AR glasses and VR headset) and IOT.

    These systems consist of switch-mode power supplies, linear voltage regulators, clock distribution, ADCs and chipset digital interfaces for a variety of core, peripheral and charging applications.

    We are looking for Power System and Verification engineering professionals at all levels of experience from staff to entry level (assumes power related academic history).

    Depending on your experience level and area of technical expertise, you will participate in the definition and verification of a variety of analog power systems while partnering with other Qualcomm engineering teams like Digital, RF and Mixed-Signal in a fast-paced environment.

    Responsibilities on the team includes system architecture and verification with significant overlap between both areas.

    Examples of tasks include:


    Define and implement state of the art power systems and circuits for a variety of mobile devices, automotive infotainment and ADAS system.

    Research, specification, and design of switch-mode power systems for chipset power management, battery chargers, USB interfaces, backlighting systems, low noise clocks generation and distribution, ADCs, PWB design, PON and Reset hardware/firmware.

    Define PMIC floorplan, package, pinout, PCB stackup
    Drive external components (inductor/capacitor) selection and characterization
    Use various EDA tools to simulate and extract PCB parasitic for power and signal integrity of different power management circuits
    Rigorous test plan review, planning, logistics, execution of deliverables, ownership of debug and customer enablement.

    Strong Lab and Software programming skills on an advanced test platform to generate programs that test/verify the functionality and performance of very complex analog and mixed-signal power with real use cases and concurrency scenarios using both local and phone level platforms systems.

    (including but not limited to Python, C#, F#, MATLAB)

    Work with common lab equipment such as power supplies, oscilloscopes, spectrum analyzers, impedance analyzer analyzers, JTAG debugger, frequency counters, etc.

    Strong knowledge in power electronics, mixed-signal, or analog PCB design and debug including CAD interface.

    #J-18808-Ljbffr
  • Ursus Inc

    Accelerator Verification Engineer

    3 weeks ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create ...

  • GAC Solutions

    Design Verification Engineer

    4 days ago

    GAC Solutions Santa Clara, United States

    Title - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...

  • Jobot

    Verification Engineer

    1 week ago

    Jobot San Jose, United States

    Come deliver innovative solutions that exceed expectations every time with an amazing company · This Jobot Job is hosted by: Samantha Cunningham · Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. · Salary: $125,000 - $175,000 per year · ...

  • Broadcom Corporation

    Verification Engineer

    3 weeks ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Broadcom Corporation

    Verification Engineer

    2 weeks ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Job duties include: Veri ...

  • Ursus Inc

    DFT Verification Engineer

    3 weeks ago

    Ursus Inc Santa Clara, United States

    JOB TITLE: DFT Verification Engineer · **TOP 3 SKILLS:** DFT/Mbist, Scan Insertion, Design Verification · LOCATION: Santa Clara, CA or Austin, TX · DURATION: Direct · RATE RANGE: $160,000 - $200,000 · SUMMARY: · Rivos supports the intense requirements of the large languag ...

  • Collabera

    Verification Engineer

    2 hours ago

    Collabera Sunnyvale, United States

    Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 26 days, 3 hours left · Apply · Job Summary:Working under limited supervision, performs moderate risk/moderat ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Capgemini Engineering

    Design Verification Engineer

    3 weeks ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Zenex Partners

    Design Verification Engineer

    4 weeks ago

    Zenex Partners San Jose, United States

    Position Title: Design Verification Engineer (GPU Subsystems) · Department: Technical · Location: San Jose, California, United States · Position Type: Extendable contact for 12 month · Role type : W2, C2C and 1099 · Description: As a Design Verification Engineer, you will play a ...

  • Mirafra Technologies

    Design Verification Engineer

    3 weeks ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • IC Resources

    Senior Verification Engineer

    1 week ago

    IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...

  • Penn Foster Inc

    ASIC Verification Engineer

    3 weeks ago

    Penn Foster Inc Santa Clara, United States

    The NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design. Our team is committed to delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets has increased ma ...

  • Ampcus

    Design Verification Engineer

    2 weeks ago

    Ampcus Santa Clara, United States

    Role: Design Verification Engineer · Work Location: Santa Clara, CA · Background check: Mandatory · Meet and great: Mandatory · JOB DESCRIPTION: · Responsibilities: · • Architect and Create verification environments using System-Verilog and Universal verification methodolog ...

  • NVIDIA

    Formal Verification Engineer

    3 weeks ago

    NVIDIA Santa Clara, United States

    As a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure d ...

  • Tachyum

    Design Verification Engineers

    3 weeks ago

    Tachyum Santa Clara, United States

    We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...

  • SiFive

    Senior Verification Engineer

    3 weeks ago

    SiFive Santa Clara, United States

    About SiFive · As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are co ...

  • AMD

    Design Verification Engineer

    1 day ago

    AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...

  • Synapse Design Inc.

    Design Verification Engineer

    4 days ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...

  • NVIDIA

    Senior Verification Engineer

    1 week ago

    NVIDIA Santa Clara, United States

    NVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are work-flex, family and diverse team NVIDIA invention of the GPU in 1999 accelerated the growth of the PC gaming market, ...