Jobs
>
San Jose

    ASIC Verification Engineer - San Jose, United States - Cisco

    Cisco
    Cisco San Jose, United States

    4 weeks ago

    Cisco background
    Description
    Who We Are

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

    Who You'll Work With

    You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross functional teams to verify the ASIC in simulation, in emulation and during ASIC bring up.

    What You'll Do
    • Maintaining existing DV environments and enhancing them
    • Construct testbench including scoreboard, agents, sequencers, and monitors for new blocks
    • Write test plan, develop testcases, debug regression failures and drive to module verification closure
    • Ensuring complete verification coverage through implementation and review of code and functional coverage
    Who You Are
    • You are an ASIC Design Verification Engineer with 5+ years of related work experience with a Bachelor's or Master degree.
    • You will have an ASIC design verification background with hands-on experience in RTL verification and in-depth knowledge of SoC development cycle and the best industry practices, from specification through tape-out and lab validation, and a proven track record of success in high-performance/high-volume semiconductor markets.
    Minimum qualifications
    • Hands-on and deep understanding of System Verilog and UVM methodology
    • Experience in verifying complex blocks, clusters and top level for SoC
    • Can build testbenches from scratch, hands on experience with System Verilog constraints, structures and classes.
    • Ability to debug issues independently
    • Proficient in functional coverage and constrained random DV environments.
    • Scripting skills: Perl and/or Python scripting
    • Strong domain experience in one or more protocols in a plus - PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.
    • Experience with Veloce/HAPS is a plus
    • Formal verification (iev/vc formal) knowledge is a plus
    Preferred skils
    • Strong domain experience in one or more protocols in a plus - PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.
    • Experience with Veloce/HAPS is a plus
    • Formal verification (iev/vc formal) knowledge is a plus
    • Post silicon bring up and debug in lab skill is a plus
    Why Cisco?

    #WeAreCisco. We are all unique, but collectively we bring our talents to work as a team, to develop innovative technology and power a more inclusive, digital future for everyone. How do we do it? Well, for starters - with people like you

    Nearly every internet connection around the world touches Cisco. We're the Internet's optimists. Our technology makes sure the data traveling at light speed across connections does so securely, yet it's not what we make but what we make happen which marks us out. We're helping those who work in the health service to connect with patients and each other; schools, colleges, and universities to teach in even the most challenging of times. We're helping businesses of all shapes and sizes to connect with their employees and customers in new ways, providing people with access to the digital skills they need and connecting the most remote parts of the world - whether through 5G, or otherwise.

    We tackle whatever challenges come our way. We have each other's backs, we recognize our accomplishments, and we grow together. We celebrate and support one another - from big and small things in life to big career moments. And giving back is in our DNA (we get 10 days off each year to do just that).

    We know that powering an inclusive future starts with us. Because without diversity and a dedication to equality, there is no moving forward. Our 30 Inclusive Communities, that bring people together around commonalities or passions, are leading the way. Together we're committed to learning, listening, caring for our communities, whilst supporting the most vulnerable with a collective effort to make this world a better place either with technology, or through our actions.

    So, you have colorful hair? Don't care. Tattoos? Show off your ink. Like polka dots? That's cool. Pop culture geek? Many of us are. Passion for technology and world changing? Be you, with us #WeAreCisco

    Message to applicants applying to work in the U.S. and/or Canada:

    When available, the salary range posted for this position reflects the projected hiring range for new hire, full-time salaries in U.S. and/or Canada locations, not including equity or benefits. For non-sales roles the hiring ranges reflect base salary only; employees are also eligible to receive annual bonuses. Hiring ranges for sales positions include base and incentive compensation target. Individual pay is determined by the candidate's hiring location and additional factors, including but not limited to skillset, experience, and relevant education, certifications, or training. Applicants may not be eligible for the full salary range based on their U.S. or Canada hiring location. The recruiter can share more details about compensation for the role in your location during the hiring process.

    U.S. employees have access to quality medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, short and long-term disability coverage, basic life insurance and numerous wellbeing offerings. Employees receive up to twelve paid holidays per calendar year, which includes one floating holiday, plus a day off for their birthday. Employees accrue up to 20 days of Paid Time Off (PTO) each year and have access to paid time away to deal with critical or emergency issues without tapping into their PTO. We offer additional paid time to volunteer and give back to the community. Employees are also able to purchase company stock through our Employee Stock Purchase Program.

    Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components. For quota-based incentive pay, Cisco typically pays as follows:

    .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

    1.5% of incentive target for each 1% of attainment between 50% and 75%;

    1% of incentive target for each 1% of attainment between 75% and 100%; and once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

    For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
  • Broadcom Corporation

    Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...

  • Acceler8 Talent

    Design Verification Engineer

    1 week ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...

  • Intelliswift Software

    Design Verification Engineer

    1 week ago

    Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...

  • Synapse Design Inc.

    Design Verification Engineer

    2 weeks ago

    Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...

  • AMD

    Design Verification Engineer

    1 week ago

    AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...

  • IC Resources

    Senior Verification Engineer

    3 weeks ago

    IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...

  • Mastech Digital

    Design Verification Engineer

    2 days ago

    Mastech Digital San Jose, United States

    Job Title: DV Engineer (Junior Level) · Location: San Jose, CA or San Diego, CA (Hybrid) · Contract Role · Requirement: · At least 3-4 years' experience required in abstract level · Jr level candidates - knowledge in UVM , System Verilog/Verilog. · BS/MS/PhD (or equivalent exper ...

  • Intelliswift Software

    Design Verification Engineer

    1 week ago

    Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...

  • The Ash Group

    Design Verification Engineer

    6 days ago

    The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...

  • Synapse Design Inc.

    Physical Verification Engineer

    2 days ago

    Synapse Design Inc. San Jose, United States

    Job Responsibilities: · •Own physical convergence(DRC/LVS/ERC/softcheck/ESD/PERC) closure of a complex subsystem in PnR and calibre signoff tools. · •Strong scripting skills in calibre. · •Deep understanding on DRC, LVS, ERC, PERC runset files and signoff methodology. · •DRC, LV ...

  • Broadcom Corporation

    Principal Verification Engineer

    1 week ago

    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...

  • Mirafra Technologies

    Design Verification Engineer

    1 week ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Bayone

    Design Verification Engineer

    1 week ago

    Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...

  • Rambus

    Principal Verification Engineer

    1 week ago

    Rambus San Jose, California, United States Permanent

    Overview: · Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Verification Engineer to join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the world ...

  • Cisco

    ASIC Verification Engineer

    1 week ago

    Cisco San Jose, United States

    Who We Are · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of var ...

  • IC Resources

    Design Verification Engineer

    1 week ago

    IC Resources San Jose, United States

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full remo ...

  • Capgemini Engineering

    Design Verification Engineer

    4 days ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • Rambus

    Principal Verification Engineer

    1 week ago

    Rambus San Jose, United States

    Overview: · Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional?Principal Verification Engineer?to join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the worl ...

  • Intelliswift Software Inc

    Design Verification Engineer

    1 week ago

    Intelliswift Software Inc San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · ...

  • Acceler8 Talent

    Design Verification Engineer

    4 days ago

    Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a ke ...