Jobs
>
Mountain View

    Technical Product Marketing Manager, SoC Interconnect IP - Mountain View, United States - Synopsys

    Default job background
    Description


    Job Description and RequirementsAt Synopsys, we're at the heart of the innovations that are redefining the way we work and play - from AI to self-driving cars, and beyond.

    We're powering these innovations with the world's most advanced EDA and IP technologies.

    Now, at the cusp of a new era in semiconductor advancement with SoC interconnect, we not only continue to lead the way but also catalyze to unlock its unprecedented potential.

    If you share our passion for innovation, we want to meet you.

    We seek a high-energy, results driven individual with working knowledge of SoC architecture that wants to transition to product management with a take charge leadership style and attentiveness to current and future customer and market trends in SoC interconnect IP for both ARM and RISC-V based SoCs.

    The successful candidate is responsible for understanding current and future customer and market trends in SoC interconnect and System IP, technically analyzing standards, providing investment recommendations, exploring synergies with connectivity, security and processing IP, driving strategy and roadmap and working closely with the field organization, key customers, R&D and partners to identify and drive strategic business opportunities.


    Responsibilities:
    Engaging, capturing and translating customer requirements into marketing requirements documents (MRD)

    Identifying and defining new products that will result in sustainable growth within the product lineWorking closely with engineering to define priorities for the business roadmapCreating customer presentation material to communicate Synopsys value technicallyCreating a comparative study of product line with respect to competition and customer requirementsField communication and trainingCommunicating technical benefits of product line to customers and understanding customer needsPromotion of product lines through articles, white papers, application notes, seminars and industry eventsWorking closely with sales, product marketing, technical marketing, engineering and application engineering teamsRequirements:
    Education and Experience: BS EE with 5+ yrs relevant experience. MS EE (preferred) with 3+ yrs relevant experience.
    Energetic, results-driven individualExperience in ASIC and SoC business for 5 years or moreGood understanding of System-on
    • Chip architectureFamiliarity with the ARM and RISC-V ecosystem (CPU, interfaces, fabrics)Previous architecture, applications engineering or technical product management experience, preferably system level, ASIC or system on chip designProven ability to develop and manage relationships with key customers and partnersDemonstrated ability to work in a matrix environmentExcellent oral/public speaking and written communication skillsThe base salary range across the U.
    S. for this role is between $149,000-$223,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.


    Stay Connected:
    Join our Talent CommunityInclusion and Diversity are important to us.

    Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

    #LI-SV1Hiring LocationUSA - California - Mountain View/Sunnyvale, USA - California - San Diego, USA - Massachusetts - Burlington, USA - Morrisville - North Carolina, USA - Oregon - Hillsboro, USA - Texas - Austin


  • Synopsys Mountain View, United States

    Job Description and Requirements · At Synopsys, we're at the heart of the innovations that are redefining the way we work and play - from AI to self-driving cars, and beyond. We're powering these innovations with the world's most advanced EDA and IP technologies. Now, at the cus ...


  • Samsung Research America Mountain View, United States

    Lab Overview: · The Samsung SOC Lab vision provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high performance SoC architecture de ...


  • Esperanto-USA Mountain View, United States

    · Esperanto delivers high-performance, energy-efficient, and innovative computing solutions that are the compelling choice for the most demanding AI and non-AI applications. The changing, computationally intensive workloads of the machine learning era mandate a new clean-sheet s ...


  • Esperanto-USA Mountain View, United States

    Esperanto delivers high-performance, energy-efficient, and innovative computing solutions that are the compelling choice for the most demanding AI and non-AI applications. The changing, computationally intensive workloads of the machine learning era mandate a new clean-sheet solu ...


  • QuEST Global Mountain View, United States

    Design Verification Engineer · San Jose CA · JOB DESCRIPTION · Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. · ? Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. ...


  • Quest Global Mountain View, CA, United States

    Design Verification Engineer · San Jose CA · JOB DESCRIPTION · Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. · ○ Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. ...


  • Tesla Palo Alto, United States

    **Senior/Staff SOC Design Verification Engineer - Autopilot AI (Dojo)** · ????Engineering & Information Technology????Palo Alto, California?? ID89242???? Tesla's Autopilot AI (Dojo) Silicon Development Team is looking for a Design Verification Engineer to develop and manage the v ...


  • Tesla Stanford, United States

    **Senior/Staff SOC Design Verification Engineer - Autopilot AI (Dojo)** · ????Engineering & Information Technology????Palo Alto, California?? ID89242???? Tesla's Autopilot AI (Dojo) Silicon Development Team is looking for a Design Verification Engineer to develop and manage the ...


  • SambaNova Systems Palo Alto, CA, United States

    The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. · SambaNova Suite ...


  • SambaNova Systems Stanford, United States

    The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. · SambaNova Suite ...


  • VMware Palo Alto, United States

    **RTL Design Engineer · CPU & Server Platform** · CAROUSEL_PARAGRAPH · * No · * Palo Alto, California · * Software Engineering · * R2115873 · ** · Share Job** · mail_outlineGet future jobs matching this search · or · ** Job Description** · **Business overview:** · We are CPU & ...


  • SambaNova Systems Palo Alto, United States

    The third era of AI has arrived, powered by Generative AI. Generative AI is achieving step-function increases in scale, versatility, and accuracy compared to legacy AI technologies, presenting an opportunity for organizations to fundamentally transform their business and operatio ...


  • VMware Palo Alto, United States

    **Senior Engineering Manager R&D - CPU and Server Platform HW Accelerators** · CAROUSEL_PARAGRAPH · * No · * Palo Alto, California · * Product Dev Management · * R2200782 · ** · Share Job** · mail_outlineGet future jobs matching this search · or · ** Job Description** · Come jo ...


  • Array Labs Palo Alto, CA, United States

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. · The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These p ...


  • VMware Stanford, United States

    **RTL Design Engineer CPU & Server Platform** · CAROUSEL_PARAGRAPH · No · Palo Alto, California · Software Engineering · R · ** Share Job** · mail_outlineGet future jobs matching this search · or ** Job Description** · **Business overview:** · We are CPU & Server Platfo ...


  • ARM Alviso, CA, United States

    Job Overview: · Arm's Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm's partners and internal RTL, Verification, Physical Implementation, an ...


  • ARM San Jose, United States

    Job Description · Job Overview:Arm's Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm's partners and internal RTL, Verification, Physical Imp ...


  • Quest Global Santa Clara, United States

    Senior Design Verification Engineer · Santa Clara CA · Experience Level: 7-15 years. · JOB DESCRIPTION 1 · Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. · Strong HVL (UVM or SystemVerilog with OVM) ...


  • Nvidia Santa Clara, CA, United States

    NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has gro ...


  • NVIDIA Santa Clara, United States

    We are now looking for a ASIC Verification Engineer - Coherent High Speed Interconnect For two decades, we have pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has grown to enc ...