Jobs
>
Austin

    Physical Design - Austin, United States - Ampcus

    Ampcus
    Ampcus Austin, United States

    3 weeks ago

    Default job background
    Description

    Role:
    Physical Design (STA) Engineer

    Work Location:
    AUSTIN, TX Hybrid

    Duration: 6+ Months Assignment'


    Job Description:
    Full chip timing constraints development, full chip Static Timing Analysis and Signoff for a complex, multi-clock, multi-voltage SoC
    Working with Systems and Application team to drive timing closure friendly SoC architecture and IO interfaces/IO pin.

    Streamlining the timing signoff criterions, timing analysis methodologies and flows (critical path spice simulation etc.) and develop/enhance auto ECO generation scripts for timing closure.

    Analyze and incorporate advance timing signoff flows (SSTA, LOCV Based STA, IR Drop aware STA) into SoC timing signoff flow.

    Enhance existing entire timing flow from frontend (pre-layout) to backend (post-layout) at both chip level and block level.
    Develop or enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from chip level to block level)
    Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
    Active participation in post silicon validation, correlation and test activities using in-house test and validation lab.
    Encouraging and influencing technological innovations in the team
    Actively work as part of team both locally & also with remote and multi-site teams

    Effectively lead highly energetic and intellectual team members through coaching and mentoring, provide technical direction for career planning, engage them on project issues, and manage change.

    Key Skills

    Self starter with 2-10 years of experience on SOC/Chip level/IP Timing closure and Signoff of high-speed complex design with multiple clocks and power domains with minimal supervision.

    Expertise in developing and owning full chip Timing Constraints for a complex, multi-clock, multi-voltage SoCs. Exposure to Primetime (Synopsys is a must)
    Expertise in protocol of Industry standard IO interfaces (e.g., DDR2, SDR, LPDDR, Flash, SPIs, USBHS, USBFS, JTAG, Display etc...)

    Experience in analyzing failure in Functional and Test Gate-level simulations with back annotated data and interacting with Verification and DFT team in this respect.

    Expertise in running STA analysis and achieving timing closure on multiple high performance and low power designs.
    Experience in developing and supporting a fully automated STA scripts/flows.
    Good understanding of deep submicron parasitic effects, crosstalk effects, newer statistical timing approaches
    System Verilog, Python/TCL, Synopsys/Cadence tools

    Thank you
  • Net2Source Inc.

    Physical Designer

    2 weeks ago

    Net2Source Inc. Austin, United States

    Job Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT, cl ...

  • Net2source

    Physical Designer

    3 weeks ago

    Net2source Austin, United States

    Job Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT ...

  • Net2source

    Physical Designer

    1 week ago

    Net2source Austin, United States

    Job Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT ...

  • Talent Software Services

    Physical Design

    3 weeks ago

    Talent Software Services Austin, United States

    Physical Design (STA) Engineer · Job Summary: Talent Software Services is in search of a Physical Design (STA) Engineer for a contract position in Austin, TX(Hybrid). The opportunity will be eight months with a strong chance for a long-term extension. · Primary Responsibilities ...

  • Haavia, Inc.

    Physical Design

    1 week ago

    Haavia, Inc. Austin, United States Contract

    Physical Design (STA) Engineer · Location: AUSTIN (US:73301), TX (Hybrid Model) · Duration: 3 Months Contract · Rate: ALAP (As long as possible) · Client: CAPGEMINI · Roles & Responisbilities: Full chip timing constraints development, full chip Static Timing Analysis, and Signoff ...

  • Net2Source Inc.

    Physical Designer

    3 weeks ago

    Net2Source Inc. Austin, United States

    Job Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT, cl ...

  • Talent Software Services

    Physical Design

    1 week ago

    Talent Software Services Austin, United States

    Physical Design (STA) Engineer · Job Summary: Talent Software Services is in search of a Physical Design (STA) Engineer for a contract position in Austin, TX(Hybrid). The opportunity will be eight months with a strong chance for a long-term extension. · Primary Responsibilities ...

  • Ampcus

    Physical Design

    2 weeks ago

    Ampcus Austin, United States

    Role: Physical Design (STA) Engineer · Work Location: AUSTIN, TX Hybrid · Duration: 6+ Months Assignment' · Job Description: · Full chip timing constraints development, full chip Static Timing Analysis and Signoff for a complex, multi-clock, multi-voltage SoC · Working with Syst ...

  • Artech

    ASIC Physical Designers

    1 week ago

    Artech Austin, United States

    100% Remote with the option to be hybrid if in Austin, TX · Laptop will be issued. · Same sponsor for JP25629, JP25630 and JP25755, JP25806, JP25755 duplicates are not accepted · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-mi ...

  • Axiom Global Technologies, Inc.

    Physical Design Engineer

    1 week ago

    Axiom Global Technologies, Inc. Austin, United States

    Role: Physical Design Engineer · Location: Austin, TX 73301 Hybrid Model · Duration: 7+ Months · Key Responsibilities · Would be responsible for hands-on physical implementation core platforms and SoC's. · Evaluate and deploy the evolving physical design methodologies to handle ...

  • eTeam

    ASIC Physical Designers

    3 weeks ago

    eTeam Austin, United States

    Job Title: ASIC Physical Designer III · Job Location: 100% Remote · Job Duration: 6+ Months · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC and Custom Design, with Client's PROM IP for use in mobi ...

  • Talent Software Services, Inc.

    ASIC Physical Designers

    1 week ago

    Talent Software Services, Inc. Austin, United States

    VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC and Custom Design, with ***'s PROM IP for use in mobile, IOT, client, network, and server segments. We are looking for a skilled and motivated VLSI Ci ...

  • UST

    Physical Design Engineer

    3 weeks ago

    UST Austin, United States

    Who we are: · At UST, we help the world's best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boun ...

  • Talent Software Services

    Physical Design Engineer

    3 weeks ago

    Talent Software Services Austin, United States

    Job Description: Physical Design Engineer · Location: AUSTIN (US:73301), TX · Hybrid Model · Key Responsibilities · •Would be responsible for hands-on physical implementation core platforms and SoC's. · •Evaluate and deploy the evolving physical design methodologies to handle inc ...

  • R Cube Creative Consulting Inc

    Physical design timing

    2 weeks ago

    R Cube Creative Consulting Inc Austin, United States

    Physical Design Static Timing Analysis / STA Engineer · Location- Austin, TX · Rate: DOE ON CTC - W2 · Role/ Responsibilities: · Demonstrate a strong knowledge of all aspects of timing and synthesis for a wide variety of designs. · Understand crosstalk, noise, OCV, timing margins ...

  • Ampcus

    ASIC Physical Designers

    1 week ago

    Ampcus Austin, United States

    Role: ASIC Physical Designers · Austin, TX (100% Remote with option to be hybrid if in Austin, TX) · 6+ Months Contract position · Description: · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC ...

  • Ampcus Incorporated

    ASIC Physical Designers

    1 week ago

    Ampcus Incorporated Austin, United States

    100% Remote with the option to be hybrid if in Austin, TX · Laptop will be issued. · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC and Custom Design, with ***'s PROM IP for use in mobile, IOT, cli ...

  • Energy Jobline CVL

    Physical Design Engineer

    3 weeks ago

    Energy Jobline CVL Austin, United States

    Role: Physical Design Engineer · Location: Austin (US:73301), TX · Hybrid Model · Job Description · Key Responsibilities · • Would be responsible for hands-on physical implementation core platforms and SoC's. · • Evaluate and deploy the evolving physical design methodologie ...

  • ACL Digital

    Physical Design Engineer

    3 weeks ago

    ACL Digital Austin, United States

    Experience in physical design flows with strong STA skills · Experience in running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs. · Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/v ...

  • Qualcomm

    Physical Design Engineer

    2 weeks ago

    Qualcomm Austin, United States

    Company: · Qualcomm Technologies, Inc. · Job Area: · Engineering Group, Engineering Group > ASICS Engineering · General Summary: · In this position, you will be working in areas related to QUALCOMM's DSP core implementation that are used for leading edge products; Evaluate all as ...