-
Physical Design
4 days ago
Haavia, Inc. Austin, United States ContractPhysical Design (STA) Engineer · Location: AUSTIN (US:73301), TX (Hybrid Model) · Duration: 3 Months Contract · Rate: ALAP (As long as possible) · Client: CAPGEMINI · Roles & Responisbilities:Full chip timing constraints development, full chip Static Timing Analysis, and Signoff ...
-
Physical Design Engineer
4 weeks ago
Qualcomm Austin, United StatesCompany: · Qualcomm Technologies, Inc. · Job Area: · Engineering Group, Engineering Group > ASICS Engineering · General Summary: · In this position, you will be working in areas related to QUALCOMM's DSP core implementation that are used for leading edge products; Evaluate all as ...
-
Physical Designer
4 weeks ago
Net2Source Inc. Austin, United StatesJob Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT, cl ...
-
Physical Designer
2 weeks ago
Net2source Austin, United StatesJob Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT ...
-
Physical Design
3 weeks ago
Talent Software Services Austin, United StatesPhysical Design (STA) Engineer · Job Summary: Talent Software Services is in search of a Physical Design (STA) Engineer for a contract position in Austin, TX(Hybrid). The opportunity will be eight months with a strong chance for a long-term extension. · Primary Responsibilities ...
-
Physical Designer
4 weeks ago
Net2Source Inc. Austin, United StatesJob Title: VLSI Circuit Design Engineer · Location: Austin, TX (Required to work onsite every Wednesday) · Duration: 18 months · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC, and Custom Design, with ***'s PROM IP for use in mobile, IOT, cl ...
-
Senior Physical Design Engineer
3 days ago
SambaNova Systems Austin, United StatesThe era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. · SambaNova SuiteT ...
-
GPU Physical Design Engineer
1 week ago
Apple Austin, United StatesDo you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient GPU You'll ensure Apple products and services can seamlessly handle the ...
-
GPU Physical Design Engineer
1 week ago
Apple Austin, United StatesSummary · Posted: May 29, 2024 · Role Number: · Do you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient GPU You'll ensure Ap ...
-
GPU Physical Design Engineer
1 week ago
Apple Austin, United StatesSummary · Posted: Jan 10, 2023 · Role Number: · Do you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient GPU You'll ensure Ap ...
-
GPU Physical Design Engineer
2 weeks ago
Apple Austin, United StatesGPU Physical Design Engineer · Austin,Texas,United States · Hardware · Do you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient G ...
-
Physical Design CAD Engineer
2 days ago
Ericsson Austin, United StatesLong Description · Location: Austin, TX · About this Opportunity · We are looking for a highly motivated and experienced Physical Design CAD Engineer to join our team in Austin, TX. The successful candidate will be responsible for developing and maintaining ASIC physical desig ...
-
Senior Physical Design Engineer
4 weeks ago
Chelsea Search Group Austin, United StatesSenior Physical Design Engineer · Remote/Onsite/Hybrid · US Citizen or US Permanent Resident · 6-12 months contract with possible extensions · Job Description : · •7+ years of relevant experience in place and route · •Able to handle top level, sub system level and block level ti ...
-
Physical Design Engineer
2 weeks ago
Axiom Global Technologies, Inc. Austin, United StatesRole: Physical Design Engineer · Location: Austin, TX 73301 Hybrid Model · Duration: 7+ Months · Key Responsibilities · Would be responsible for hands-on physical implementation core platforms and SoC's. · Evaluate and deploy the evolving physical design methodologies to handle ...
-
ASIC Physical Designers
2 weeks ago
Artech Austin, United States100% Remote with the option to be hybrid if in Austin, TX · Laptop will be issued. · Same sponsor for JP25629, JP25630 and JP25755, JP25806, JP25755 duplicates are not accepted · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-mi ...
-
Senior Software Developer, VLSI Physical Design
2 weeks ago
NVIDIA Austin, United States Full timeWe are seeking a · n innovative CAD Software Developer with particular interest in algorithms for floor planning, macro placement, global routing, and related physical design optimization. This position broadly spans all levels of development from computational geometry to graph ...
-
ASIC Physical Designers
2 weeks ago
Ampcus Austin, United StatesRole: ASIC Physical Designers · Austin, TX (100% Remote with option to be hybrid if in Austin, TX) · 6+ Months Contract position · Description: · VLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC ...
-
Physical Design engineer
2 weeks ago
Innova Solutions, Inc Austin, United StatesInnova Solutions is immediately hiring a Physical Design engineer · Position type: Full Time · Duration: Full Time · Location: Austin, TX (Onsite) · As a Physical Design engineer , you will: · Minimum Qualifications: · Experience in power delivery, power grid design and signoff ...
-
ASIC Physical Designers
2 weeks ago
Talent Software Services, Inc. Austin, United StatesVLSI Circuit Design and Physical Validation · Description: · The hire will be involved in deep sub-micron IC logic and VLSI, ASIC and Custom Design, with ***'s PROM IP for use in mobile, IOT, client, network, and server segments. We are looking for a skilled and motivated VLSI Ci ...
-
Physical design timing
3 weeks ago
R Cube Creative Consulting Inc Austin, United StatesPhysical Design Static Timing Analysis / STA Engineer · Location- Austin, TX · Rate: DOE ON CTC - W2 · Role/ Responsibilities: · Demonstrate a strong knowledge of all aspects of timing and synthesis for a wide variety of designs. · Understand crosstalk, noise, OCV, timing margins ...
Physical Design - Austin, United States - Ampcus
Description
Role:
Physical Design (STA) Engineer
Work Location:
AUSTIN, TX Hybrid
Duration: 6+ Months Assignment'
Job Description:
Full chip timing constraints development, full chip Static Timing Analysis and Signoff for a complex, multi-clock, multi-voltage SoC
Working with Systems and Application team to drive timing closure friendly SoC architecture and IO interfaces/IO pin.
Streamlining the timing signoff criterions, timing analysis methodologies and flows (critical path spice simulation etc.) and develop/enhance auto ECO generation scripts for timing closure.
Analyze and incorporate advance timing signoff flows (SSTA, LOCV Based STA, IR Drop aware STA) into SoC timing signoff flow.
Enhance existing entire timing flow from frontend (pre-layout) to backend (post-layout) at both chip level and block level.Develop or enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from chip level to block level)
Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
Active participation in post silicon validation, correlation and test activities using in-house test and validation lab.
Encouraging and influencing technological innovations in the team
Actively work as part of team both locally & also with remote and multi-site teams
Effectively lead highly energetic and intellectual team members through coaching and mentoring, provide technical direction for career planning, engage them on project issues, and manage change.
Key SkillsSelf starter with 2-10 years of experience on SOC/Chip level/IP Timing closure and Signoff of high-speed complex design with multiple clocks and power domains with minimal supervision.
Expertise in developing and owning full chip Timing Constraints for a complex, multi-clock, multi-voltage SoCs. Exposure to Primetime (Synopsys is a must)Expertise in protocol of Industry standard IO interfaces (e.g., DDR2, SDR, LPDDR, Flash, SPIs, USBHS, USBFS, JTAG, Display etc...)
Experience in analyzing failure in Functional and Test Gate-level simulations with back annotated data and interacting with Verification and DFT team in this respect.
Expertise in running STA analysis and achieving timing closure on multiple high performance and low power designs.Experience in developing and supporting a fully automated STA scripts/flows.
Good understanding of deep submicron parasitic effects, crosstalk effects, newer statistical timing approaches
System Verilog, Python/TCL, Synopsys/Cadence tools
Thank you
#J-18808-Ljbffr