Principal Engineer, PCIe Verification - San Jose - SiMa Technologies

    SiMa Technologies
    SiMa Technologies San Jose

    1 week ago

    Description
    Job Title: Principal Engineer, PCIe Verification
    Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office)
    Job ID: AI2441
    Description:
    The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe controller and PCIe-phy at block, sub-system and MLSoC level. Will also be involved in PCIe bring-up and debug on emulator. Generate required PCIe controller and phy initialization (register programming code sequence) for PCIe bring up in Simulation, emulation and on silicon. Work on UCIe interface verification on next generation projects.
    Job Description:
    As the PCIe Design Verification Engineer, you will
    • Participate in PCIe architecture, micro-architecture, feature discussions and reviews.
    • Define and develop PCIe test bench components using UVM & System Verilog.
    • Bring up and testing of PCIe in block and full-chip test environment.
    • Develop and execute a test plan.
    • Verification execution of PCIe EP/RC functionality and performance measurements.
    • Lead Code coverage reviews and closure. System Verilog Assertion functional coverage development and closure.
    • Manage debug of test and regression failures, as well emulation failures.
    • Work closely with the Architecture, MLSoC Hardware and MLA Software teams.
    • Work with emulation and MLSoC Software team to bring up and debug PCIe.
    • Work in the lab on PCie interface silicon debug with software and systems team as and when needed.
    Required Background:
    • BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12+ years of experience in functional verification and silicon bring-up/debug.
    • Very good current working experience of UVM and System Verilog based verification methodology is a must.
    • Working experience on PCIe protocols Gen4/5.
    • Working experience on PCIe bring-up and debug on Silicon is a plus.
    • Past working experience on UCIe protocols is a plus.
    • Proficiency in C/C++/Python programming is a plus.
    • Good debug and problem solving skill.
    Personal attributes:
    Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills.
    The annual salary for this position ranges from $220,000 - $296,400. The actual annual salary paid for this position will be based on several factors, including but not limited to, skills, prior experiences, qualifications, expertise, work location, total target compensation, training, company needs, and current market demands. The annual salary range for this position is subject to change and may be adjusted in the future.

  • Only for registered members San Jose, CA

    As a verification engineer in the AECG Group at AMD, you will help bring to life cutting-edge FPGA and ASICs for various target customers. · ...

  • Only for registered members San Jose

    We are seeking a Verification Engineer to help bring cutting-edge FPGA and ASIC designs to life for various target customers. · ...

  • Only for registered members San Jose, CA

    We are looking for an IP verification engineer to help bring cutting-edge FPGA, ASICs to life for variety of target customers. · ...

  • Only for registered members San Jose

    At AMD our mission is to build great products that accelerate next-generation computing experiences. · ...

  • Only for registered members San Jose, CA

    We are looking for an IP verification engineer to help bring cutting-edge FPGA and ASICs to life. · Collaborate with architects, hardware engineers, and firmware engineers to understand new features. · Develop test plan documentation. · Code IP or SS level UVM based testbenches. ...

  • Only for registered members San Jose, CA

    Verification engineer with experience in verification methodology like UVM, OVM and VMM. · ...

  • Only for registered members San Jose, California

    This is a direct hire role as a Lead Design Verification Engineer at a client in San Jose, California. The job involves leading verification efforts on PCIe IPs and SoC products. · ...

  • Only for registered members San Jose $130,000 - $160,000 (USD)

    We are seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. The base salary range is $130,000 - $160,000 per year and includes benefits such as discretionary bonus, equity and medical insurance. · ...

  • Only for registered members San Jose, California

    Digital Design Engineer responsible for designing micro-architecture and writing design specifications. · ...

  • Only for registered members San Jose, California

    Define block level micro-architecture and write design specification. · ...

  • Only for registered members San Jose, CA

    We are looking for a SoC Architect to join the team in defining the next generation of Adaptive and Embedded SoCs. You will drive novel SoC architecture solutions across a wide range of applications, including Embedded Computing, AI/ML, Data Center, Communications, Automotive, an ...

  • Only for registered members San Jose, CA

    We are seeking a highly · experienced Senior Principal Engineer to lead the verification of cutting-edge data center and networking silicon solutions.We are looking for someone with deep technical expertise in PCIe protocols host interfaces and complex SoC subsystems Strong prof ...

  • Only for registered members San Jose

    We are seeking a highly skilled and adaptable engineer to join our dynamic team, focusing on System-on-Chip (SoC) verification.In this role, you will work on complex SoC designs and collaborate with various teams to ensure the successful development and validation of our products ...

  • Only for registered members San Jose

    We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. · Strong technical background architecting SoC and I/O subsystems involving PCIe an ...

  • Only for registered members San Jose, CA

    +As a Senior Electrical PCIe Engineer at Micron in San Jose, CA, you will play a pivotal role in crafting and verifying next-generation PCIe components. · +Collaborate with IP vendors, architecture, verification, physical design, and software teams to deliver robust PCIe subsyste ...

  • Only for registered members San Jose, CA

    Prodapt is seeking a highly skilled and adaptable engineer to join our dynamic team, focusing on System-on-Chip (SoC) verification. · ...

  • Only for registered members San Jose, CA

    Develop SystemC/TLM2 models for memory controllers and peripherals ensuring they accurately simulate the behavior and performance characteristics of the hardware. · ...

  • Only for registered members San Jose, CA

    We are looking for Senior SoC Verification/Validation Engineer who are passionate about bringing next-generation SoCs to life on industry-leading emulation platforms. · You will play a critical role in validating complex SoCs for AI connectivity and cloud infrastructure, · ensuri ...

  • Only for registered members San Jose, CA

    We are looking for Senior SoC Verification/Validation Engineer to bring next-generation SoCs to life on industry-leading emulation platforms. · Play a key role in developing complex SOCs for AI connectivity and cloud infrastructures · Bring up and validate high-speed serial inter ...

  • Only for registered members San Jose

    The company is hiring an ASIC/SoC Design Verification Engineer in San Jose. The ideal candidate has MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree. · In depth knowled ...

  • Only for registered members San Jose, CA

    We are a growing startup in the semiconductor/storage space based in San Jose, CA. · Responsible for PCIe Controller design, integration and simulation. · ...

Jobs
>
San Jose