PCIe / CXL IP Verification Engineer - San Jose
1 month ago

Job summary
At AMD our mission is to build great products that accelerate next-generation computing experiences.
Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
Verification Engineer
3 weeks ago
We are looking for a Mixed-Signal Verification Engineer to help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · * Experience in Spice Simulation* Systems Verilog modeling experience* Strong understanding of both anal ...
Verification Engineer
3 weeks ago
We are looking to grow our team with an Mixed-Signal Verification Engineer.This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · ...
Verification Engineer
1 month ago
We are looking to grow our team with an Mixed-Signal Verification Engineer. · Experience in Systems Verilog. · Working with HDL and ADC / DAC. · ...
Verification Engineer
1 month ago
We are looking to grow our team with an Mixed-Signal Verification Engineer This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications.The ideal candidate will have experience in Systems Verilog and well as in ...
verification engineer
1 month ago
Develop and enhance UVM-based testbenches to verify complex designs. · ...
verification engineer
1 month ago
Develop and enhance UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem level. · ...
Verification Engineer
2 days ago
We are looking for Verification Engineers to collaborate with our team. You will drive pre-silicon RTL verification of the full chip and stay abreast with design specs. · We're looking for candidates who are well-rounded in all aspects of verification. · ...
Design Verification Engineer
1 month ago
+Job Summary · +As a verification engineer with a knowledge of subsystems and SoCs, · +you will make valuable contributions to a team tasked with verifying the functional correctness of SoC. · Writing test plans · ...
FPGA Verification Engineer
1 week ago
The position of FPGA Verification Engineer involves owning the verification of entire FPGA design used in high-end router products. · ...
Design Verification Engineer
1 day ago
Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...
Design Verification Engineer
1 month ago
About Altera is a global leader in programmable logic solutions delivering cutting-edge FPGA SoC FPGA and adaptive compute technologies that enable innovation across data centers communications automotive aerospace and industrial markets Our culture emphasizes technical excellenc ...
Design Verification Engineer
1 month ago
We are seeking a Design Verification Engineer to ensure the quality at the heart of our GPU architecture. · Work with architects and designers to build verification environments and test plans. · Craft functional verification coverage strategy to ensure complete test suite implem ...
Design Verification Engineer
2 weeks ago
Protingent Staffing has an exciting contract Design Verification Engineer opportunity with our client located in San Jose, CA. · ...
FPGA Verification Engineer
1 week ago
Dice is the leading career destination for tech experts at every stage of their careers. · ...
Verification Engineer
1 month ago
This role offers a great opportunity to be at the forefront of compiler verification, ensuring our brand-new technology maintains its premier standard. · Design industry grade C++ testsuite · Identify potential gaps in current test procedures · ...
Design Verification Engineer
4 weeks ago
We are looking for humble geniuses who believe that engineering has the potential to make the impossible possible; innovators who are not only inspired by technology and innovation but also perpetually driven to design develop and test as a trusted partner for Fortune 500 custome ...
Functional Verification Engineer
2 days ago
We are seeking a results driven Pre-Silicon Verification Engineer with extensive experience in developing UVM test benches and a passion for leveraging artificial intelligence to redefine the verification landscape. · ...
Design Verification Engineer
1 month ago
Dice is seeking Design Verification Engineers with 6-15+ years of experience. Apply via Dice today. · Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. · Develop test plans ...
Digital Verification Engineer
4 weeks ago
Broadcom is looking for a senior level Digital Design Verification engineer to work on ASIC for data center connectivity applications. · ...
Lead Verification Engineer
1 month ago
Rambus seeks an exceptional Lead Verification Engineer to join its Security team in San Jose/San Francisco. The candidate will participate in the verification of secure ASIC cores developed by Rambus Security Division. · Partner closely with architecture and design teams · Design ...
Functional Verification Engineer
1 week ago
We are seeking a results driven Pre-Silicon Verification Engineer with extensive experience in developing UVM test benches and a passion for leveraging artificial intelligence to redefine the verification landscape. · Contribute to the application of machine learning techniques a ...