-
Design Engineer
1 day ago
Tata Consultancy Services Santa Clara, United StatesTitle: Design Engineer · Type: Fulltime · Location: Santa Clara, CA · Salary : $120k + Benefits · Job Description: · Leads tasks in the development of new products from concept level, through validation and qualification following applicable regulatory and industry standards and ...
-
Design Engineer
2 weeks ago
Dover Corporation San Jose, United StatesPSG is the global pump, metering and dispensing-solution expert, enabling the safe and efficient transfer of critical and valuable fluids that require optimal performance and reliability in applications where it matters most. Additionally, PSG is a leading provider of flow meters ...
-
Design Engineer
3 hours ago
Tata Consultancy Services Santa Clara, United StatesTitle: Design Engineer · Ensure you read the information regarding this opportunity thoroughly before making an application. · Type: Fulltime · Location: Santa Clara, CA · Salary : $120k + Benefits · Job Description: · Leads tasks in the development of new products from con ...
-
Design Engineer
2 days ago
PSG San Jose, United StatesEssential Duties and Responsibilities · : Digital and analog hardware circuit design. · Design maintenance/modification/optimization across a product life time. · Performs dimensional tolerances checks and stack-up analysis. · Develops and changes bill of materials (BOMs) as r ...
-
Design Engineer
1 week ago
Advanced Micro Devices , Inc. Santa Clara, United StatesWHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the ...
-
Design Quality Engineer
2 weeks ago
Insight Global Santa Clara, United StatesTitle: Design Quality Engineers · Location: Onsite in Santa Clara, CA · Duration: On going Contract - potential to go perm · Must Haves: · 5+ years of experience within a med-device environment · Design quality engineering (NPD, Verification, Validation, etc.) · New Product Deve ...
-
Senior Design Engineer
2 weeks ago
NVIDIA Santa Clara, United States Full timeWe are now looking for a Senior Hardware Design Engineer for our Tegra group NVIDIA is seeking passionate Senior Hardware Design Engineers to architect, design and verify the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifacet ...
-
Design Verification Engineer
1 week ago
Mirafra Technologies Santa Clara, United StatesLooking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...
-
Design Verification Engineer
2 weeks ago
GAC Solutions Santa Clara, United StatesTitle - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...
-
Memory Design Engineer
1 week ago
Omni Vision Inc Santa Clara, United States· We are looking for qualified Memory circuit design engineers who have a good understanding of analog circuit and CMOS Image Sensor. · Responsibilities - Work on detailed transistor level design of analog and mixed signal circuits in memory (DRAM/SRAM) for display chip or imag ...
-
Design Verification Engineer
11 hours ago
Capgemini Engineering Santa Clara, United StatesJob Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...
-
Design Verification Engineer
1 day ago
Capgemini Engineering Santa Clara, United StatesWe are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...
-
Circuit Design Engineer
2 weeks ago
NVIDIA Santa Clara, United States Full timeWe are now hiring for a Circuit Design Engineer for Standard Cell and/or ROM. · NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology—and amazing people. NV ...
-
Managed Staffing Santa Clara, United StatesJob Title: Physical Design Engineer · Location: · Santa Clara, CA, USA, 95054 · Role Overview: · We are seeking a skilled Physical Design Engineer to join our team in Santa Clara. This role involves taking designs from RTL to GDS with synthesis, Place and Route, timing, and P ...
-
Senior ASIC Design Engineer
5 days ago
NVIDIA Santa Clara, United States Full timeWe are now looking for a Senior ASIC Design Engineer. · NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging ...
-
SoC Design Engineer
1 week ago
Omni Vision Inc Santa Clara, United States· Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform ...
-
Physical Design Engineer
1 week ago
Recooty Santa Clara, United StatesSynapse Design has an exciting opportunity for a · Physical Design Engineer · to help lead our growing Physical Design Engineering team. We are looking for an experienced engineer. · Seniority Level · - Mid-Senior level · Industry · - Semiconductors · Employment Type · - Fu ...
-
Design Engineer
3 weeks ago
Broadcom Corporation San Jose, United StatesBroadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...
-
Analog Design Engineer
3 weeks ago
INTELLECTT INC Santa Clara, United StatesJob Description & Skill Requirement: · Is this the role you are looking for If so read on for more details, and make sure to apply today. 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet d ...
-
Design Engineer
1 week ago
Hunter Crown, LLC San Jose, United StatesJob Description · Job DescriptionDesign Engineer – Equipment Automation · Remote position · Compensation $120k (flexibility for an increase in compensation) · Job Overview: · We are seeking an experienced and innovative Design Engineer to lead the development, · qualification ...
Silicon Design Engineer - Santa Clara, United States - VIVA USA INC
Description
Title: Silicon Design Engineer - Onsite
Description:
SENIOR SILICON DESIGN ENGINEER
THE ROLE:
This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification
THE PERSON:
Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
RESPONSIBILTIES:
This engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing driven place and route of RTL blocks for high speed Datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. You will also support floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
PREFERRED SKILLED SETS:
Major in EE, CS or related, master s degree with 3+ years or Bachelor with 5+ years working experience, preferably with high speed multi-gigabit SerDes PHY designs or other high performance IP designs
Proficiency in Python and/or Perl is required. Additional languages are a plus.
Versatility with scripts to automate design flow, and quality checks.
Experience in automated synthesis and timing driven place and route of RTL blocks (Verilog experience preferred) for high speed Datapath and control logic applications.
Experience in automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction
Strong background in digital circuit techniques, efficient and robust implementation topologies for logic functions, logic optimization, and transistor level circuit topologies for high speed, low power applications
Experience in floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation
EDUCATION:
Major in EE, CS or related, master s degree preferably with high-speed multi-gigabit SerDes PHY designs or other high-performance IP designs.
Mandatory skills:
automate design flow, quality checks,
automated synthesis, RTL blocks, Verilog, high speed Datapath, control logic applications, GDS,
automated design flows, clock tree synthesis, clock gating techniques, power gating techniques, buffer insertion, repeater insertion, scan stitching, design optimization, design cycle time reduction,
digital circuit techniques, robust implementation topologies, logic functions, logic optimization, circuit topologies, high speed, low power applications,
floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical quality, timing quality, electrical quality, IP delivery
VIVA USA is an equal opportunity employer and is committed to maintaining a professional working environment that is free from discrimination and unlawful harassment. The Management, contractors, and staff of VIVA USA shall respect others without regard to race, sex, religion, age, color, creed, national or ethnic origin, physical, mental or sensory disability, marital status, sexual orientation, or status as a Vietnam-era, recently separated veteran, Active war time or campaign badge veteran, Armed forces service medal veteran, or disabled veteran. Please contact us at for any complaints, comments and suggestions.
Contact Details :
Account co-ordinator: Godwin D Antony Raj
VIVA USA INC.
3601 Algonquin Road, Suite 425
Rolling Meadows, IL 60008
| ;/p>