- Dedicated/hands-on ASIC DV experience.
- Advanced knowledge of HVL methodology (UVM/OVM) with most recent experience in UVM.
- Proven record of working full ASIC cycle from concept to tape-out to bring-up.
- Experience taping out large SOC systems with embedded processor cores.
- Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment.
- In-depth knowledge and experience working with low-power design, UPF integration, boot-up, power cycling, and HW/FW interaction verification.
- Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.
- BS and a minimum of 3 years of relevant industry experience is required.
-
Design Verification Engineer
1 week ago
Ericsson Austin, United StatesJob Description · Grow with us · About this opportunity: · This position is an onsite opportunity in Austin, Texas. It is not open for remote work. · This position requires several years of in industry, hands on experience. · The Ericsson Radio and Baseband Products have our ...
-
Senior Verification Engineer
2 weeks ago
Microsoft Austin, United States Full timeOverview · Microsoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Verification Engineer to build the wo ...
-
Design Verification Engineer
8 hours ago
Meta Inc Austin, United StatesSummary: · Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learn ...
-
Senior Verification Engineer
3 weeks ago
Synopsys Austin, United StatesSenior Verification Engineer · Job Overview · Synopsys is seeking a RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation IPs, processors and sub-systems. The ideal candidate is experienced in the microprocessor development process, reso ...
-
Design Verification Engineer
1 week ago
Mastech Digital Austin, United StatesJob Title : · Design Verification Engineer · Location: Austin, TX · Requirements · • 5-15 year's industry experience in a design verification role. · • Proficient in System Verilog/UVM/OVM, OOP/C++ · • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus · ...
-
Senior Verification Engineer
3 weeks ago
NVIDIA Austin, United StatesWe are currently seeking Interconnect/Fabric experts with strong verification fundamentals to work in Nvidias CPU team. This position offers the opportunity to have real impact in a progressive, technology-focused company impacting product lines ranging from consumer graphics to ...
-
Senior Verification Engineer
3 weeks ago
Microsoft Austin, TX, United StatesMicrosoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Verification Engineer to build the world's fastes ...
-
ASIC Verification Engineer
1 week ago
Engtal Inc Austin, United StatesJoin our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an ASIC Verification Engineer, you will play a crucial role in ensuring th ...
-
Senior Verification Engineer
3 weeks ago
Core Asic Austin, United StatesResponsibilities: · Design and implement verification plans. · Develop and execute test cases to ensure the functionality, performance, and reliability of the chip design. · Collaborate with the hardware design team to identify and resolve issues. · Working in a UVM environme ...
-
Design Verification Engineer
1 week ago
ARM Austin, United StatesAbout Arm System IP · Arm System IP enables designers to build Arm AMBA systems that are high performance, power efficient and reliable. Configurable for many different applications, System IP is the right choice for your system whether it is a high-efficiency IoT endpoint or a ...
-
Design Verification Engineer
2 weeks ago
Meta Inc Austin, United StatesSummary: · Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learn ...
-
CPU Verification Engineer
1 week ago
IBM Austin, United StatesIntroduction · IBM Infrastructure is a catalyst that makes the world work better because our clients demand it. Heterogeneous environments, the explosion of data, digital automation, and cybersecurity threats require hybrid cloud infrastructure that only IBM can provide. · Your ...
-
ASIC Verification Engineer
3 weeks ago
NVIDIA Austin, United StatesASIC Verification Engineer - GPU page is loaded · ASIC Verification Engineer - GPU · Apply · locations · US, CA, Santa Clara · US, TX, Austin · US, NC, Durham · time type · Full time · posted on · Posted 30+ Days Ago · job requisition id · JR · NVIDIA is seeking elit ...
-
Hardware Verification Engineer
18 hours ago
Mulya Technologies Austin, United StatesHardware Verification Engineer · Santa Clara / Austin · We are an early stage tech startup based in Silicon Valley, funded by top tier venture and strategic investors. We are a team of seasoned semiconductor and software professionals with trackrecord of building successful produ ...
-
Principal Verification Engineer
3 weeks ago
NXP Semiconductors N.V. Austin, United StatesThis vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...
-
Design Verification Engineer
1 week ago
5V Tech | Certified B Corp™ Austin, United StatesStaff-level SoC Design Verification Engineer · Austin, TX, USA · Up To $230,000 Per Year + 15% Bonus, RSUs, Other Benefits · Permanent, Full-time · Hybrid Working Flexibility - Remote Potential · Passionate about building the future of the connected world? Join the Mission-Critic ...
-
Design Verification Engineer
1 week ago
Verilab Austin, United StatesJob Summary · We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video ...
-
SoC Verification Engineer
3 weeks ago
ARM Austin, United StatesJob Description · Job OverviewOur Systems Development team designs subsystems for various application segments, using the latest IP products from Arm and other vendors. We are looking for a creative and hardworking SoC Verification Engineer to join the team and help develop these ...
-
Verification Engineer II
1 week ago
NXP Semiconductors N.V. Austin, United StatesThis vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...
-
Principal Verification Engineer
3 weeks ago
NXP Semiconductors Austin, United StatesThis vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...
Cellular SOC Design Verification Engineer - Austin, United States - Apple
Description
SummaryPosted: Apr 15, 2024
Role Number:
Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple's Silicon Engineering Group has embarked upon to date. As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of sophisticated SOCs. This team will allow you to integrate multiple sophisticated IP-level DV environments, craft highly reusable outstanding UVM TB, implement effective coverage-driven and directed test cases, deploy new tools, and implement methodologies to improve the quality of tape-out readiness. By collaborating with other product development groups across Apple, you can push the industry boundaries of what cellular systems can do and improve the product experience for our customers across the world You will be able to learn all aspects of a large-scale SOC, different types of SOC architecture, many high-speed layered protocols, the industry's standard methodologies on low-power architecture, outstanding DV methodology, verification on accelerated platforms, knowledge of Cellular protocol, FW-HW interactions, complexities of multi-chip SOC debug architecture, etc. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs This position requires someone comfortable will all areas of SoC design verification engineering. Someone who thrives in a dynamic multi-functional organization, someone who is not afraid to debate ideas openly, and is flexible enough to shift inconstantly evolving requirements.
Key Qualifications
Understand details of High-Efficiency SOC Architecture, standard SOC peripherals such as SPI, I2C, UART, Timer, DMA, memory management schemes, low power spec, multi-processor systems, DDR, PCIe, DDR, Memory Controller Sub Systems, USB, PLL, power up, Secured Boot schemes. Build coverage-driven verification plans from specifications, and review and refine them to achieve coverage targets. Create IP level module and sub-system verification plan, TB, portable test benches, sequences, and test infrastructure. Architect UVM-based highly reusable test benches and integrate sophisticated multi-instance VIPs, sub-system test benches, and test suites to SOC level, achieve targeted coverage, and work with design, architecture, SW, FW, and external IP delivery teams to efficiently integrate and verify overall SOC design. Work closely with DV methodology architects to improve verification flow.
Education & Experience
BS and a minimum of 3 years of relevant industry experience is required. MSEE or beyond is preferred.
Additional Requirements
Additional Requirements