Jobs
>
Santa Clara

    Interconnect/Uncore Design Engineer - Santa Clara, United States - SiFive

    Default job background
    Description
    About SiFive

    As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

    At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

    Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.

    Are you ready?

    To learn more about SiFive's phenomenal success and to see why we have won the GSA's prestigious Most Respected Private Company Award (for the fourth time), check out our website and Glassdoor pages.

    Job Description:

    SiFive is looking for hardware engineers who are passionate about designing industry-leading CPU and interconnect IP to help drive the tidal wave of adoption of RISC-V as the architecture of choice for SOC designs across a broad variety of vertical applications. We're creating massively customizable IP and improving time-to-market by designing hardware as highly-configurable generators. We leverage technology and ideas from the software industry to execute hardware design with the agility of software development.

    We build and maintain multiple CPU lines, TileLink interconnects and other uncore/infrastructure IP using the Chisel hardware construction library embedded in the Scala language, and are seeking motivated individuals to enhance/evolve our existing IP as well as develop new IP.

    Join us, and surf the RISC-V wave with SiFive

    The Challenge
    • Designing the best interconnect/uncore IP in the world, based on the revolutionary open RISC-V and TileLink architectures
    • Mastering the art of designing hardware as configurable generators in a domain-specific software language for elaborating circuits
    • Working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance
    Responsibilities
    • Architect, design and implement an enhanced TileLink interconnect, cache controllers, protocol bridges, and other infrastructure/uncore logic as RTL generators in Chisel
    • Implement RTL generators such that elements self-configure to optimally connect to each other
    • Enhance future designs to provide higher performance, more efficient multi-core and multi-system coherence
    • Design extensive configurability in as a first-class consideration
    • Integrate new design content into SiFive's Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software.
    • Perform initial sandbox verification, and work with design verification team to create and execute thorough verification test plans
    • Ensure that knowledge is shared via creation and maintenance of great documentation and participation in a culture of collaborative design
    What you bring to the challenge
    • Knowledge of cache and cache coherency architectures and concepts
    • Experience with NoC or other interconnect fabrics
    • Familiarity with industry-standard bus protocols (AXI, AHB, APB, CHI)
    • Ability to architect solutions to connect bus fabrics of disparate protocols
    • Strong software engineering skills/background, including:
      • Object-oriented, aspect-oriented, and particularly functional programming
      • Templated metaprogramming, in any language
      • Compiler infrastructures, particularly for domain-specific languages
      • Data modeling, particularly intermediate representations for optimizing or transforming compiler passes
      • Test-driven development, particularly ability to write adaptive unit tests
    • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL
    • Attention to detail and a focus on high-quality design
    • Ability to work well with others and a belief that engineering is a team sport
    • BS/MS in EE, CE, CS or a related technical discipline, or equivalent experience
    Nice to have
    • Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software
    • Knowledge of RISC-V architecture
    • Experience with Git/Github, Jira, Confluence
    SiFive is proud to be an equal employment opportunity workplace. We offer a competitive compensation package that includes flexible paid time off, health, vision and dental benefits, 401(k) plan, employee stock option program, and much more. If you yearn to be challenged and wish to work in an environment where the boundaries of your creativity and skills will be tested, then SiFive is the place for you.

    Compensation Range:

    $122,719-$174,781

    Additional Information:

    This position requires a successful background and reference checks and satisfactory proof of your right to work in
    United States of America

    Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

    SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

    California residents: please see our job candidate notice for more information on how we handle your personal information and your privacy rights: Privacy Policy Document.


  • Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    4 days ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...

  • Midas Consulting

    Design Engineer

    1 week ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...


  • CYNET SYSTEMS Santa Clara, CA, United States

    Job Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...


  • General Atomics and Affiliated Companies Livermore, United States

    General Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...

  • Infobahn Softworld Inc

    Design Engineer

    3 days ago


    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • Innogrit

    Design Engineer

    1 week ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...


  • Intel Corporation Santa Clara, CA, United States

    Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...

  • Broadcom Corporation

    Design Engineer

    1 day ago


    Broadcom Corporation San Jose, United States

    Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...

  • BKF Engineers

    Design Engineer

    10 hours ago


    BKF Engineers San Jose, United States

    · We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...


  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...


  • Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • LanceSoft, Inc.

    RTL Design Engineer

    6 days ago


    LanceSoft, Inc. Santa Clara, United States

    KEY RESPONSIBILITIES: · • Microarchitecture development of IP subsystems · • Perform RTL design of digital components. · • Work with functional verification team to meet coverage and quality standards. · • Analyze/fix Lint and CDC errors of the components. · • Guarantee quality/ ...


  • Intellectt Inc Santa Clara, United States

    Job Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...


  • Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...


  • Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Innogrit

    Design Engineer

    1 day ago


    Innogrit San Jose, United States

    Job Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...