Jobs
>
San Jose

    Software Verification Engineer - San Jose, United States - Cadence Design Systems

    Show more Collapse job
    Default job background
    Description

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

    Are you a dynamic engineer, ready to learn new concepts, take on leading-edge opportunities and passionate about developing high quality, scalable software components that are integrated into "best-in-class" products and solutions?

    We offer amazing opportunities to grow, no matter where you are in your career.

    Cadence Design Systems is looking for a highly motivated software engineer to work as a member of the R&D staff on Cadence verification tool platforms focusing on elevating its tools, Xcelium, Verisium, Palladium etc... to new orders of efficiency and scalability. We are looking for skilled and motivated candidates with background in one or more of Computer Science or Engineering, Digital Simulation and some exposure to either behavioral modeling for verification or adjacent technologies like data mining, data analytics or machine learning.

    You will be part of a team responsible for creating the innovative technologies required for technology leadership in this space. Development responsibilities include designing, developing, troubleshooting, debugging and supporting software products towards its next phase of growth.

    The successful candidate will possess the following combination of education and experience:

    • Bachelor or MS in Computer Science, Computer Engineering or Electrical Engineering or equivalent curriculum with a foundation in software engineering
    • Strong analysis and problem-solving skills
    • Strong ability to learn new concepts quickly
    • Excellent programming and software engineering skills(C/C++)
    • Excellent knowledge of data structures and algorithms and their applications
    • Good communication skills
    • Good debugging skills and knowledge of source control systems

    Following are desirable:

    • Experience in either digital or analog/mixed signal simulation or modeling/simulation of any Multiphysics system is desirable but can be learned on the job
    • Prior experience with Linux platform
    • Experience with one of Python, TCL, SQL or machine learning or Matlab is desirable

    We are looking for innovative engineers who have a flair for high quality as well and enjoy working with a great team in a high-performance culture.

    Be proud and passionate about the work you do. Together, our One Cadence -- One Team culture drives our success.

    The annual salary range for California is $92,400 to $171,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

    We're doing work that matters. Help us solve what others can't.

    Additional Jobs )

    Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

    Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.
    Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

    Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

    Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.


    We have other current jobs related to this field that you can find below


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · The ASIC Product Divisio ...


  • IC Resources San Jose, United States Full time

    Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full rem ...


  • Intelliswift Software San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration – 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...


  • Mastech Digital San Jose, United States

    Job Title: DV Engineer (Junior Level) · Location: San Jose, CA or San Diego, CA (Hybrid) · Contract Role · Requirement: · At least 3-4 years' experience required in abstract level · Jr level candidates - knowledge in UVM , System Verilog/Verilog. · BS/MS/PhD (or equivalent exper ...


  • Synapse Design Inc. San Jose, United States

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: · Title :: Analog Mixed Signal Design Verification Engineer · Location :: San Jose,CA · Staff Verification with a some design experienc ...


  • AMD San Jose, United States Full time

    · WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...


  • The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...


  • Intelliswift Software San Jose, United States

    Title: Design Verification Engineer · Location: San Jose, CA, Austin, TX, Phoenix, AZ · Duration: 12 Months. · Pay Rate: $75 to $80/hr · Job Description: · Testbench development - System Verilog UVM and C tests · Integration/development of C tests/APIs and SW build flow · Integra ...


  • Synapse Design Inc. San Jose, United States

    Job Responsibilities: · •Own physical convergence(DRC/LVS/ERC/softcheck/ESD/PERC) closure of a complex subsystem in PnR and calibre signoff tools. · •Strong scripting skills in calibre. · •Deep understanding on DRC, LVS, ERC, PERC runset files and signoff methodology. · •DRC, LV ...


  • Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Desi ...


  • Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...


  • eTeam San Jose, United States

    Job Title: Verification Engineer · Location: San Jose, CA · POSITION SUMMARY · QUALIFICATIONS: · Education Requirements · •BS/MS in EE/CE, plus 5+ years of Design Verification experience · •Familiarity with ASIC, Computer and Embedded Systems Architectures · •Excellent ora ...


  • Cadence Design Systems San Jose, United States

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. · Are you a dynamic engineer, ready to learn new concepts, take on leading-edge opportunities and passionate about developing high quality, scalable software components ...


  • Cisco San Jose, United States

    Who We Are · The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of var ...


  • Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • Bayone San Jose, United States

    Local to market in San Jose · - Hybrid onsite 3 days per week (No Remote candidate) · - Knowledge of Block-level (unit level) · - Degubbing and development · - UVM, SystemVerilog exp · - 8 to 10 years of hands-on related exp · Vertical · Technical · Description · As a GPU Design ...


  • IC Resources San Jose, United States

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. · As a top company they offer competitive compensation, benefits, and full remo ...


  • Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · You will be joining Broa ...


  • Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...