Jobs
>
Austin

    Senior Verification Engineer - Austin, United States - Microsoft Corporation

    Microsoft Corporation
    Microsoft Corporation Austin, United States

    1 week ago

    Default job background
    Description
    Microsoft Azure is building the fastest network in public cloud.

    We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace.

    Join us as a Senior Verification Engineer to build the world's fastest public cloud and make a difference to millions of people across the planet.

    As a Senior Verification Engineer in the Accelnet Hardware team, you will be responsible for building, testing, and deploying networking acceleration on Azure, and the largest deployment of Field-Programmable Gate Array (FPGA) SmartNICs (Azure Boost) in the world.

    You will develop the infrastructure for next-generation Software-Defined Networking (SDN), including arbitrary packet manipulations, reducing virtualization overhead, improving network security, enhancing connection establishment performance, and improving performance with Remote Direct Memory Access (RDMA) and custom network protocols.

    You should be able to drive projects with both hardware and software teams, both inside and outside of Microsoft.

    This is a unique opportunity for a Senior Verification Engineer to see Register-Transfer Level (RTL) code go to production within weeks instead of years.

    Come help build one of the few truly hyperscale global clouds with innovations possible at every level of the computing stack.

    Microsoft's mission is to empower every person and every organization on the planet to achieve more.

    As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals.

    Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

    Responsibilities
    Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies.
    Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.
    Execute the test plan by adding testcases and :957 tracking verification through coverage driven metrices.
    Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.
    Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.

    Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.

    Handle occasional on-call responsibilities for addressing hardware issues reported by our customers.
    Embody our Culture ) and Values )
    Qualifications

    Required Qualifications:
    7+ years of technical engineering experience in hardware design verification, verification methodologies, and system Verilog
    OR Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field AND 5+ years of technical engineering experience
    OR Master's degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field AND 3+ years of technical engineering experience
    OR Doctorate degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field.
    3+ years of technical engineering experience with Universal Verification Methodology (UVM), System Verilog and Verification Fundamentals.

    Other Qualifications:
    Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.

    These requirements include, but are not limited to the following specialized security screenings:

    Microsoft Cloud Background Check:

    This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.


    Preferred Qualifications:
    10+ years of technical engineering experience
    OR Bachelor's degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
    OR Master's degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 6+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
    OR Doctorate degree in Electrical Engineering, Computer Engineering, Mechanical Engineering,or related field AND 3+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
    Understanding of
    constrained random verification principles and experience in writing comprehensive test plans,
    AND system Verilog constraints, functional coverage, and assertions,
    AND networking fundamentals, including protocols such as IPV4, IPV6, TCP, UDP, DTLS, among others,
    AND formal verification
    10+ years of project experience verifying several designs at unit and system level.
    Experience in scripting languages such as Python and PowerShell.
    Hardware Engineering IC- The typical base pay range for this role across the U.S. is USD $112,000 - $218,400 per year.

    There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $145,800 - $238,600 per year.

    Certain roles may be eligible for benefits and other compensation.

    Find additional benefits and pay information here:
    Microsoft will accept applications for the role until April 25, 2024.
    Microsoft is an equal opportunity employer.

    Consistent with applicable law, all qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances.

    If you need assistance and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations ) .

    #J-18808-Ljbffr
  • Cosmik Systems LLC

    Verification Engineer

    1 week ago

    Cosmik Systems LLC Austin, United States

    Verify complex design blocks using equally complex SV/UVM verification environments · Develop and execute pre-silicon verification test plans · Develop directed and random verification tests to validate block and IP functionality · Develop verification components and tools · Deve ...

  • Engtal

    ASIC Verification Engineer

    6 days ago

    Engtal Austin, United States

    Join our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an ASIC Verification Engineer, you will play a crucial role in ensuring th ...

  • Mastech Digital

    Design Verification Engineer

    3 days ago

    Mastech Digital Austin, United States

    Job Title :Design Verification Engineer · Location: Austin, TX · Requirements · • 5-15 year's industry experience in a design verification role. · • Proficient in System Verilog/UVM/OVM, OOP/C++ · • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus · ...

  • Wipro

    Design Verification Engineer

    5 days ago

    Wipro Austin, United States

    Job Description: · 5 to 10 years of Experience in pre-silicon RTL Verification /IP Verification / SOC verification Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM). · Domain expertise in one or more of the following areas System ...

  • ACL Digital

    Design Verification Engineer

    1 week ago

    ACL Digital Austin, United States

    Position: Design Verification Engineer · Location: Austin, TX (Onsite/Hybrid) · Position Overview: · 5+ years of relevant experience in Design Verification. · Experience with System Verilog and UVM is a must. · Strong experience in testbench development such as UVM methodolo ...

  • Microsoft Corporation

    Senior Verification Engineer

    1 week ago

    Microsoft Corporation Austin, United States

    Microsoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Verification Engineer to build the world's fastes ...

  • Platform Recruitment

    Design Verification Engineer

    6 days ago

    Platform Recruitment Austin, United States

    Design Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California · Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginn ...

  • Correct Designs

    Design Verification Engineer

    1 week ago

    Correct Designs Austin, United States

    Design Verification Engineer · Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. · Correct Designs is currently seeking talented Verification Engineers with prior Sy ...

  • NXP Semiconductors

    Principal Verification Engineer

    6 days ago

    NXP Semiconductors Austin, United States

    This vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...

  • Platform Recruitment

    Design Verification Engineer

    1 week ago

    Platform Recruitment Austin, United States

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California · I'm working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I'm looking for individuals with a range of experience levels. Whether you're a ...

  • NVIDIA

    ASIC Verification Engineer

    6 days ago

    NVIDIA Austin, United States

    ASIC Verification Engineer - GPU page is loaded · ASIC Verification Engineer - GPU · Apply · locations · US, CA, Santa Clara · US, TX, Austin · US, NC, Durham · time type · Full time · posted on · Posted 30+ Days Ago · job requisition id · JR · NVIDIA is seeking elit ...

  • Penn Foster Inc

    System Verification Engineer

    2 weeks ago

    Penn Foster Inc Austin, United States

    NVIDIA's invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing — with the GPU-accelerated servers acting as ...

  • META

    Design Verification Engineer

    1 day ago

    META Austin, United States

    Summary: · Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, m ...

  • NXP Semiconductors

    Senior Verification Engineer

    1 week ago

    NXP Semiconductors Austin, United States

    Senior Verification Engineer page is loaded · Senior Verification Engineer · Apply · locations · Austin (Oakhill, Office) · time type · Full time · posted on · Posted 3 Days Ago · job requisition id · R · This vacancy is within MME MCU/MPU Digital IP team we develop be ...

  • Taleo BE

    CPU Verification Engineer

    4 days ago

    Taleo BE Austin, United States

    Job Details: · Job Description: · Performs functional verification of CPU logic to ensure design will meet specification requirements. Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to CPU microarchitecture specifica ...

  • NXP Semiconductors

    Principal Verification Engineer

    1 day ago

    NXP Semiconductors Austin, United States

    Principal Verification Engineer page is loaded · Principal Verification Engineer · Apply · locations · Austin (Oakhill, Office) · time type · Full time · posted on · Posted Yesterday · job requisition id · R · Job Title - Principal Verification Engineer · This vacancy ...

  • Core Asic

    Senior Verification Engineer

    1 week ago

    Core Asic Austin, United States

    Responsibilities: · Design and implement verification plans. · Develop and execute test cases to ensure the functionality, performance, and reliability of the chip design. · Collaborate with the hardware design team to identify and resolve issues. · Working in a UVM environme ...

  • Whoznxt

    Design Verification Engineer

    1 week ago

    Whoznxt Austin, United States

    Design Verification Engineer (GPU) · 6 Months Contract · Local to market in Austin, TX - - Hybrid onsite 3 days per week (No Remote candidate) · As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a ne ...

  • eTeam

    Design Verification Engineer

    1 week ago

    eTeam Austin, United States

    Job Title: RTL Design and Verification · Job Duration: 6+ Months · Job Location: Austin, TX(Hybrid) · Job Description : · The hire will be involved in deep sub-micron IC logic and VLSI design, validation, development, developing, verifying, and validating competitive solutions ...

  • Synopsys

    Senior Verification Engineer

    3 days ago

    Synopsys Austin, United States

    Senior Verification Engineer · Job Overview · Synopsys is seeking a RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation IPs, processors and sub-systems. The ideal candidate is experienced in the microprocessor development process, reso ...