Jobs
>
Santa Clara

    Customer-Focused Silicon Validation Engineer- DDR/Memory Tuning - Santa Clara, United States - Ampere

    Default job background
    Description

    Description

    The Role:

    Ampere Computing is seeking a Customer-Focused Post-Silicon Validation Engineer- DDR / Memory Tuning to join a talented and experienced team to validate server class products for memory sub-system that power Cloud, Enterprise, and Data Center Ampere's competitive edge depends on building CPUs optimized for high performance, low power with cutting edge technology. It poses a unique challenge, gives us opportunities to innovate, and makes our jobs fun.

    Our team has a start-up attitude: plenty of opportunities to learn and grow and plenty of room for innovation. We also have great mentors for you in the field of custom processor/controller/ Physical Layer (PHY) architecture, mix signal analog-digital designs, server system design, virtual and cloud software frameworks, product development, etc. to name a few. They are industry veteran architects and designers who know how to build and deliver leadership products. Come here to learn, add value, and be part of what comes next in the semiconductor industry.

    What the Team wants you to know:

    You will learn the Ampere's processor micro-architecture, core & Mesh, DDR5 memory, PCIe IO interface, system RAS, etc. features. You will contribute to validation of Ampere's DDR5 memory subsystem, PHY, Equalization, IO characterization, DDR training routines, memory controller RAS & performance in both emulation and post-silicon environments. Role may include but not limited to: Engaging with and providing customer support with IP & DDR vendors and customers, Writing and debugging tests for Firmware level bare metal environment, BIOS initialization sequence, hypervisors, OS level applications and benchmarks.

    What you'll do:

  • Setup DDR4/5 pre/post-silicon validation environment, boards, test equipment.
  • Contribute towards SI/PI related debug & testing, IO tuning, compliance testing and PVT characterization.
  • Develop software routines for DDR PHY/DRAM initialization / training routines, equalization & IO tuning, SI/PI related optimization, etc.
  • Validate and characterize the silicon on server board system and execute data collection, AVL (Approved vendor list) test, DDR DIMM interoperability test.
  • Be the "point person" for engaging directly with IP and DDR vendors and customers. To help identify issues, understand concerns and offer solutions.
  • Involve writing test plans, executing test plan in post silicon environments, perform debugging and failure analysis alongside the Silicon and Board design engineers to identify and fix any hardware bugs before going into production.
  • What you "must" already bring in your skill set:

  • 3+ years of post-silicon validation experience
  • 2+ years of DDR5 Driver experience.
  • Exposer to DRAM initialization / Training.
  • 1+ years of Input/Output (I/O), Signal Integrity (SI) tuning and Margin Optimization
  • Expert in SI integrity measurements, equalization features validation and related tuning.
  • 1 year Analog Engineering/Validation know-how.
  • Exposer dealing directly with IP and DDR vendors/customers.
  • Customer-focused skills as a Hardware Application Engineer highly-desirable.
  • Minimum of 2 year of experience in developing and testing DDR sub systems
  • Working experience with DDR4/5 controller and PHY, JEDEC and DFI specifications
  • Microcontroller & Embedded Systems Programming Experience in C/C++
  • Preferred Qualifications:

  • Deep understanding of Server boot flow and specifically DDR initialization process.
  • Comfortable with the lab environment, using DMM, high speed oscilloscopes, compliance, and similar tools.
  • Knowledge of High-speed analog and VLSI design, transmission-line theory.
  • Debug skills at both SoC and system level.
  • Strengths in script languages such as Perl or Python, Linux shell script.
  • Strong communication and interpersonal skills are required along with the ability to work in a dynamic, product oriented, distributed team.
  • Must be a self-starting team player with excellent communication skills who can work with minimal guidance.
  • Education:

    Bachelor's degree (Master's preferred) in Electrical Engineering, Computer Engineering or a related technical field.

    Perks in Santa Clara

  • Office has panoramic views of Silicon Valley
  • Garage parking
  • Gym and café on campus
  • Healthy snacks and drinks
  • Standing desks
  • Ping-pong
  • Unlimited Flextime
  • We are an inclusive and equal opportunity employer and welcome applicants from all backgrounds. All applicants will receive consideration for employment without regard to age, race, color, religion, sex, national origin, disability status, protected veteran status, or any other characteristic protected by law.



  • Ampere Santa Clara, United States

    The Role: · Ampere Computing is seeking a Customer-Focused Post-Silicon Validation Engineer- DDR / Memory Tuning to join a talented and experienced team to validate server class products for memory sub-system that power Cloud, Enterprise, and Data Center Ampere's competitive edg ...


  • Ampere Santa Clara, United States

    · The Role: · Ampere Computing is seeking a Customer-Focused Post-Silicon Validation Engineer- DDR / Memory Tuning to join a talented and experienced team to validate server class products for memory sub-system that power Cloud, Enterprise, and Data Center Ampere's competitive ...


  • Ampere Santa Clara, United States

    · The Role: · Ampere Computing is seeking a Customer-Focused Post-Silicon Validation Engineer- DDR / Memory Tuning to join a talented and experienced team to validate server class products for memory sub-system that power Cloud, Enterprise, and Data Center Ampere's competitive ...


  • Cays Inc Sunnyvale, United States

    Job Description · Job DescriptionHBM / DDR expert · Experience in memory validation · Understanding of memory training and understanding of memory test algorithms · Skills : Python,C/C++, experience with bare metal and Linux OS, embedded SW development, Git/Perforce · 10+ years' ...


  • Astera Labs Santa Clara, United States

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture tha ...


  • Katalyst Healthcares and Life Sciences Santa Clara, United States

    Responsibilities:Experience in Post Silicon Electrical Validation of server processors (if server processor is too specific, you can remove server) · High speed communication principles, circuits and signal integrity principles · Computer architecture knowledge · DRAM architectur ...


  • Nvidia Santa Clara, CA, United States

    Widely considered to be one of the technology world's most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance Computing, Artificial Intelligence and Visualization. The GPU, our invention, serves as the visual cortex of modern co ...


  • NVIDIA Santa Clara, United States Full time

    We are now looking for a Senior Firmware Engineer for our Memory Subsystem Team · Widely considered to be one of the technology world's most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance Computing, Artificial Intelligence a ...


  • NVIDIA Santa Clara, United States

    Widely considered to be one of the technology worlds most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance Computing, Artificial Intelligence and Visualization. The GPU, our invention, serves as the visual cortex of modern com ...


  • Theery Santa Clara, United States

    Requirements · • Knowledge in one or more of the following areas, memory subsystem design, cache memory, LPDDR/DDR/HBM/CXL memory. · • Knowledge and experience with common performance benchmarks and workloads. · • Knowledge in fabric interconnect protocols such as ARM AXI and ...


  • NVIDIA Santa Clara, United States

    Widely considered to be one of the technology world's most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance Computing, Artificial Intelligence and Visualization. The GPU, our invention, serves as the visual cortex of modern co ...


  • NVIDIA Santa Clara, United States

    System Products Memory Solutions Engineer page is loaded · System Products Memory Solutions Engineer · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 3 Days Ago · job requisition id · JR · Widely considered to be one of the technol ...


  • Theery Santa Clara, United States

    Requirements · Knowledge in one or more of the following areas, memory subsystem design, cache memory, LPDDR/DDR/HBM/CXL memory. · Knowledge and experience with common performance benchmarks and workloads. · Knowledge in fabric interconnect protocols such as ARM AXI and CHI. ...


  • Theery Santa Clara, United States

    Requirements · • Knowledge in one or more of the following areas, memory subsystem design, cache memory, LPDDR/DDR/HBM/CXL memory. · • Knowledge and experience with common performance benchmarks and workloads. · • Knowledge in fabric interconnect protocols such as ARM AXI and ...


  • Oracle Santa Clara, United States

    Job Description - Technical Lead Principal Power Engineer · Oracle's Hardware Development Organization seeks to add an experienced System Power Engineering Technical Lead and Board Power Electrical Design Engineer to work within our Server Development team in Santa Clara, Califor ...


  • Astera Labs Santa Clara, United States Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. · Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture t ...


  • Oracle Santa Clara, United States

    Job Description - Technical Lead Principal Power Engineer · Oracle's Hardware Development Organization seeks to add an experienced System Power Engineering Technical Lead and Board Power Electrical Design Engineer to work within our Server Development team in Santa Clara, Califo ...


  • Nvidia Santa Clara, CA, United States

    NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platfo ...


  • Oracle Santa Clara, United States

    Job Description - Technical Lead Principal Power Engineer · Oracle's Hardware Development Organization seeks to add an experienced System Power Engineering Technical Lead and Board Power Electrical Design Engineer to work within our Server Development team in Santa Clara, Califo ...


  • Celestial AI Santa Clara, CA, United States

    About Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, ena ...