Jobs
>
San Jose

    RTL Senior Principal Digital Design Engineer - San Jose, CA, United States - Cadence Design Systems, Inc.

    Default job background
    Description

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

    This is an opportunity to join a dynamic and growing team of engineers developing high-speed physical IP for industry-standard protocols. The successful candidate will be a highly self-motivated and results-oriented member of a small team of engineers that can learn and improve existing digital flows. The candidate will primarily be responsible for front-end coding, scripting and developing flows at all phases of the digital design and functional verification. It is further expected that the candidate will be able to work as part of a small and focused team of engineers and will be able to collaborate successfully as needed with the digital, analog and application teams. Candidate should be willing to work full time in the San Jose office.

    Position Requirements

    The ideal candidate will have at least 5 plus years of actual work experience as well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status. This includes but is not limited to:

    + Digital microarchitecture definition and documentation

    + RTL logic design, debug and functional verification

    + IP integration and verification

    + Familiar with the PMA/PMD/PCS layers of the Ethernet protocol is a plus.

    + Understanding of digital architecture trade-offs for power, performance, and area

    + Understanding of proper handling of multiple asynchronous clock domains and their crossings

    + Understanding of Lint checks and proper resolution of errors

    + Understanding synthesis timing constraints, static timing analysis and constraint development

    + Understanding of fundamental physical design flows and stages

    + Understanding impacts of analog and mixed-signal design and verification on digital-on-top development flow.

    + Exhibit excellent communication skills and be self-motivated and well organized.

    + Experience with FPGA and/or emulation platform is a plus.

    + Firmware development of embedded microcontroller systems is a plus.

    Substantial experience with Verilog is required, as are excellent logic and debug skills. Engineering expertise in mixed-signal IP development procedures and Ethernet connectivity protocol knowledge are also strongly preferred.

    #LI-MA1

    The annual salary range for California is $147,000 to $273,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

    Were doing work that matters. Help us solve what others cant.

    Additional Jobs (

    Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

    Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. ?Our shared passion for solving the worlds toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

    Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

    Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

    #J-18808-Ljbffr


  • Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...


  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...

  • Infobahn Softworld Inc

    Design Engineer

    1 day ago


    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...

  • Innogrit

    Design Engineer

    1 week ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...

  • Broadcom Corporation

    Design Engineer

    1 week ago


    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's Timing Sign-Off g ...

  • Innogrit

    Design Engineer

    38 minutes ago


    Innogrit San Jose, United States

    Job Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...


  • MIPS Technologies San Jose, CA, United States

    Staff Design Engineer - Microarchitect. In this role you will be responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. This position will be responsible for all aspects of the design including Performance, Power, and Area. · Dri ...


  • Sedaa San Jose, United States

    **********************WE DO NOT ACCEPT C2C APPLICANTS*************** · Job title - Verification Hardware Design Expert/Engineer · Location - San Jose (onsite) · Our client, a very well-known router and PC board manufacturing company is looking for Hardware Board Design Enginee ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...


  • The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    6 days ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...


  • Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...


  • Theery San Jose, United States

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We ...


  • Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • LanceSoft, Inc. San Jose, United States

    Must have more than 10+ years of work experience as RTL Design Engineer · Job Description:- · Need strong RTL engineer with solid expertise in CDC/RDC. its an immediate opportunity. · 1 expert in CDC/RDC (using Synopsys Spyglass tools) · Ability to debug CDC/RDC issues and have e ...


  • Zenex Partners San Jose, United States

    Description · Design Verification Engineer · 12 Months contract with possibility of extension · San Jose, CA (Hybrid 3 - 4 days in office) · As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory ...

  • LanceSoft, Inc.

    RTL Design Engineer

    1 week ago


    LanceSoft, Inc. San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...


  • ASICSoft San Jose, United States

    BSEE or BS in Computer/Electrical Engineering with 8+ years of related experience or MSEE with 6+ years of related experience · Experience with High Speed Network Interfaces (10G/25G/100G/400G) · Experience with high-speed SERDES (>=25G) system design, signal integrity issues, ...