Jobs
>
Sunnyvale

    Design Verification Engineer - Sunnyvale, United States - Meta Inc

    Meta Inc
    Meta Inc Sunnyvale, United States

    3 weeks ago

    Default job background
    Description

    Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.

    Design Verification Engineer Responsibilities

    • Work with researchers and architects defining verification plans for each of the different core IP.
    • Define and track detailed test plans for the different modules and top levels.
    • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
    • Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
    • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
    • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
    Minimum Qualifications
    • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
    • Track record of 'first-pass success' in ASIC development cycles.
    • 5+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.
    • 5+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
    • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
    • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
    • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.
    Preferred Qualifications
    • Experience in development of UVM based verification environments from scratch.
    • Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
    • Experience with revision control systems like Mercurial(Hg), Git or SVN.
    • Experience with low power design.
    • Experience working across and building relationships with cross-functional design, model and emulation teams.
    Start preparing
    Learn about how to prepare for your interview with our interview guide, tips, and interactive experiences.
    Visit interview prep
  • Collabera

    Verification Engineer

    2 days ago

    Collabera Sunnyvale, United States

    · Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 27 days, 3 hours left · Apply · Job Summary: · Working under limited supervision, performs moderate risk/mo ...

  • Rangam

    Software Verification Engineer

    1 week ago

    Rangam Sunnyvale, United States

    Job requirements: · Bachelor's degree in software engineering, computer science, or a related engineering field with 2+ years working experience. · Working from requirement specifications to develop, maintain, and update test procedures and test scripts. · Develop automation veri ...

  • Quest Global

    Design Verification Engineer

    1 week ago

    Quest Global Sunnyvale, United States

    Hello , · Hope you doing good · Job Profile description. · location - Sunnyvale, California, United States · 7+ YOE in DV. · IP verification experience using SV/UVM methodology. · Excellent coding and debugging skills, should have exp. In coding various TB components. · AMBA pro ...

  • Oho Group Ltd

    DfT Verification Engineer

    18 hours ago

    Oho Group Ltd Mountain View, United States

    A RISC-V start up is looking for a DFT Verification Engineer who wants to accelerate their career within a hugely accelerating business · My client is circa 400 people worldwide and has lured some of the top engineers from Apple & some of the household named Semi-Conductors. · ...

  • Acceler8 Talent

    Design Verification Engineer

    3 weeks ago

    Acceler8 Talent Mountain View, United States

    Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT. With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive late ...

  • BrickRed Systems

    Hardware Verification Engineer

    1 week ago

    BrickRed Systems Mountain View, United States

    We are seeking an experienced and highly skilled Silicon Verification Engineer to join our dynamic team. The ideal candidate will have a robust background in ASIC design and verification, with a strong proficiency in SystemVerilog and UVM methodologies. You will be responsible fo ...

  • Protingent

    Design Verification Engineer

    1 day ago

    Protingent Sunnyvale, United States

    Protingent Staffing has an exciting contract opportunity for Design Verification Engineer with our client located in Sunnyvale, CA. Job Responsibilities: - Responsibilities includes starting from test planning to closing verification using coverage m Verification, Engineer, Desig ...

  • Tachyum

    Design Verification Engineers

    1 day ago

    Tachyum Sunnyvale, United States

    We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...

  • Cynet Systems Inc.

    Design Verification Engineer

    4 days ago

    Cynet Systems Inc. Sunnyvale, United States

    Skills, Experience, Education and Training: · Advanced knowledge of HVL methodology (UVM). · Expertise in HVL and HDL (System Verilog, Verilog). · Experience defining coverage space and writing coverage model. · Experience with System Verilog Assertion (SVA) is a plus. · Team pl ...

  • NR Consulting

    Design Verification Engineer

    18 hours ago

    NR Consulting Sunnyvale, United States

    Job Title: Design Verification Engineer · Duration: 12 mos + Possible extension · Location: : Sunnyvale CA · Description: · •Strong DV background (test plan development, test writing, SystemVerilog, UVM) · Duties:Write and augment existing testplans. · Implement testbench and s ...

  • TWO95 International

    Senior Verification engineer

    2 days ago

    TWO95 International Sunnyvale, United States

    Hi, · Title: Lead / Senior Verification engineer · Location: San Jose, CA / Santa Clara, CA · Duration: 6+ Months · Rate: $Open Skills: UVM and System Verilog Requirement:. · • 5+ or more years of proven experience on ASIC / SoC / IP Verification. · • Strong experience in S ...

  • Collabera

    Verification Engineer

    5 days ago

    Collabera Sunnyvale, United States

    Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 27 days, 3 hours left · Apply · Job Summary:Working under limited supervision, performs moderate risk/moderat ...

  • Capgemini Engineering

    Design Verification Engineer

    3 weeks ago

    Capgemini Engineering Santa Clara, United States

    We are seeking a Design Verification Engineer with below skills. · Total 10 years of experience in UVM based verification. · System Verilog assertions experience. · Familiarity with C/C++ model integration in verification environments. · Debug skills at IP and subsystem level. · ...

  • TWO95 International

    Senior Verification engineer

    8 hours ago

    TWO95 International Sunnyvale, United States

    Duration: 6+ Months · Rate: $Open · Skills: UVM and System Verilog · Requirement:. · • 5+ or more years of proven experience on ASIC / SoC / IP Verification. · • Strong experience in SystemVerilog and UVM verification methodologies · • Proficiency in Object Oriented programming, ...

  • Capgemini Engineering

    Design Verification Engineer

    3 weeks ago

    Capgemini Engineering Santa Clara, United States

    Job Role: Design Verification Engineer · Location: Santa Clara, California · Job description: · We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. · Key responsibilities: · General DV skills, someone who can understand the specs, work ...

  • Mirafra Technologies

    Design Verification Engineer

    1 day ago

    Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • HCLTech – Engineering and R&D Services

    SOC Verification Engineer

    2 weeks ago

    HCLTech – Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • HCLTech – Engineering and R&D Services

    SOC Verification Engineer

    2 weeks ago

    HCLTech – Engineering and R&D Services Santa Clara, United States

    About HCLTech: · HCLTech is a global technology company, home to 221,000+ people across 60 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients ac ...

  • GAC Solutions

    Design Verification Engineer

    1 week ago

    GAC Solutions Santa Clara, United States

    Title - Design Verification Engineer · Location - Santa Clara, CA (Onsite) · Duration - 6+ Months · "Desired Qualifications: · • Over 7 years of hands-on experience in pre-silicon design verification. · • Proficient in scripting with C-shell, along with mastery in Verilog-HDL an ...

  • Diverse Lynx

    design verification Engineer

    1 week ago

    Diverse Lynx Mountain View, United States

    Position: design verification Engineer · Location: Mountain view, CA · Job Type: Fulltime/contract · Requirement For Performance DV · DV engineer with 5- 8 years of experience. · Traditional DV (SV/UVM )as well as performance DV. · For performance DV, experience with Python sc ...