Frontend Synthesis/STA Engineer - San Francisco

Only for registered members San Francisco, United States

3 days ago

Default job background

Job summary

We're seeking an experienced Frontend Synthesis/STA Engineer to join our team.

Responsibilities

  •   Design and implement digital circuits using Verilog or VHDL
  •   Perform synthesis and optimization of digital designs
  •   Conduct static timing analysis (STA) to ensure design meets timing requirements

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • STA Engineer

    1 week ago

    Only for registered members San Francisco

    This is a full-time, on-site role for Senior Physical Design Engineer/STA located in California, · This Senior Physical Design Engineer will be responsible for end-to-end implementation of physical design processes, · ,timing closure,power optimization,and collaborating with cros ...

  • STA Engineer

    3 weeks ago

    Only for registered members San Francisco

    Saika Technologies looking for DFT Engineer with more than · 6 years of experience. · Perform full‑chip and block‑level static timing analysis · for advanced ASIC designs. · ...

  • Only for registered members San Francisco Bay Area, CA

    An Eliyan Synthesis and STA lead will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet based systems with best-in-class power, area manufacturability design flexibility. · We offer a fun work environment with excellent benefits. · ...

  • Only for registered members South San Francisco Full time

    The job involves supporting the development of a DNA synthesis platform and workflow. The successful candidate will perform regular on-chip DNA synthesis runs, collaborate with senior engineers and scientists to design experiments and analyze data. · ...

  • Only for registered members San Francisco

    We are seeking a Senior Design Engineer to lead architecture, · design integration and implementation of advanced SoCs. · Rtl design ip configuration integration synthesis collaboration physical design teams timing closure support next-generation compute architectures efficient i ...

  • Only for registered members San Francisco

    Lumicity are partnered with a exciting an AI infrastructure start-up working on advanced data movement and compute connectivity solutions to improve efficiency for large AI models. · ...

  • PD Engineer

    1 month ago

    Only for registered members San Francisco

    · ...

  • Only for registered members San Francisco

    This confidential company is strategically bringing on a hands-on technical STA lead. The timing design expert will collaborate cross-functionally with systems HW engineers and SW architects to develop cutting-edge computing systems. · Perform static timing analysis (STA) on digi ...

  • Only for registered members San Francisco

    We are seeking a highly experienced and motivated Staff/Sr Staff, Clock Designer – Design Lead to drive the definition, architecture, and implementation of high-speed clock distribution networks for complex, large-scale SoC designs. · ...

  • Only for registered members San Francisco

    +We are building the developer platform for embedded systems. Our CLI generates, tests, and debugs firmware—turning weeks of driver bring-up into minutes.+ · About Embedder, · At the core of Embedder is an AI system that understands hardware datasheets,+ This is code synthesis fo ...

  • Only for registered members San Francisco

    Eximietas Design seeks Senior / Lead Engineer with hands-on experience in Cadence Veloce emulation to support RTL conversion and build generation for large SoC designs. · Rtl Conversion: Convert Rtl designs into formats suitable for Veloce emulation. · Synthesis and Partitioning: ...

  • DFT Engineer

    6 days ago

    Only for registered members San Francisco

    +We're building cutting-edge silicon solutions—and we're looking for a Lead-level DFT Engineerwho wants to push quality and test thinking earlier into the design lifecycle. · Push DFT into RTL as early as possible – influence architecture, not just implementation · Early DFT veri ...

  • Only for registered members San Francisco, CA

    We are building next-generation AI compute silicon that redefines performance per watt at advanced process nodes. We're seeking a Founding Physical Design Engineer specializing in Physical Design to own GTM-critical RTL-to-GDSII execution on our reconfigurable XPU architecture. · ...

  • Only for registered members San Francisco

    We are looking for a highly motivated FPGA Design Engineer to contribute to the development of advanced digital systems. This role offers the opportunity to design FPGA systems that directly influence high-impact products while working alongside a team of talented engineers. · ...

  • Only for registered members San Francisco

    We are building next-generation AI compute silicon that redefines performance per watt at advanced process nodes. We're seeking a Founding Physical Design Engineer specializing in Physical Design to own GTM-critical RTL-to-GDSII execution on our reconfigurable XPU architecture. L ...

  • Only for registered members San Francisco, CA

    We are seeking highly skilled and motivated Senior/Staff Digital Design Engineers with a strong focus on CMOS digital design to take end‑to‑end ownership of high‑speed, real‑time data‑processing silicon—from early algorithm modelling to verified RTL and silicon bring‑up. · Archit ...

  • ASIC Engineer

    2 weeks ago

    Only for registered members San Francisco

    10+ years of experience as an ASIC Power engineer or CAD Engineer/Physical Design engineer with knowledge of power trade-offs in design and back end implementation. · ...

  • ASIC Engineer

    2 weeks ago

    Only for registered members San Francisco, CA

    An ASIC Power engineer with experience in power estimation tools and synthesis is required. The ideal candidate will have a strong background in electrical engineering and computer science, with hands-on experience in scripting and data analysis. · ...

  • Only for registered members San Francisco, CA

    About Decagon is the leading conversational AI platform empowering every brand to deliver concierge customer experiences. We're building a future where customer experiences are being redefined from support tickets and hold music to faster resolutions, richer conversations, and de ...

  • Only for registered members San Francisco, CA

    We're building a future where customer experiences are being redefined from support tickets and hold music to faster resolutions, richer conversations, and deeper relationships.About Decagon · Decagon is the leading conversational AI platform empowering every brand to deliver con ...