Jobs
>
San Jose

    Senior ASIC Design Engineer - San Jose, United States - USA Tech Recruitment

    Default job background
    Description

    Senior ASIC Design Engineer | AI Start-up | AI interference Solutions | San Jose

    Are you a Senior-level Design Engineer with experience, or looking to work, in Generative AI?

    This is an opportunity to join a highly funded and expanding startup, working on cutting-edge projects at the forefront of autonomous driving and AI

    As a senior member of the ASIC team, you will be responsible for the pre-silicon correctness and quality of a high-performance and low-power convolutional neural network accelerator ASIC that forms the core of the company's flagship perception module product.

    This ASIC's design closely couples novel computational accelerator units with 3rd-party SoC IP blocks to form an end-to-end vision perception module that achieves record-breaking computational performance at low power.

    Responsibilities:

    • Author micro-architecture specifications and participate in specification and test plan reviews.
    • Architect and implement complex RTL designs.
    • Scope third-party IP requirements and solicit vendors.
    • Integrate CPU and other relevant IPs into the CPU sub-system.
    • Collaborate with the physical design team to resolve implementation and timing issues and to optimize power.
    • Analyze code coverage and provide feedback to the verification team to achieve coverage closure.
    • Perform diagnostic and post-silicon validation tests, as well as assist with software bring-up in the lab.

    Qualifications:

    • 5+ years of ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog.
    • Experience in IP integration, specifically CPU IP into SoC.
    • Knowledge of ARM/RISC-V/MIPS Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operation
    • Familiarity with AMBA/APB/AXI Protocol
    • Familiarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C ....
    • Hands-on experience in all aspects of the ASIC development process with proficiency in front-end tools and methodologies.
    • Familiarity with low-power design. UPF flow for defining power intent of chips with multiple power domains
    • Previous experience with timing closure at high frequencies is a plus.
    • Interest in exploring AI architectures for convolution, transformer and other kinds of workloads

    What's on offer?

    • The opportunity to play a key role in shaping one of the most exciting and impactful startups globally, revolutionizing a future-defining market like autonomous driving.
    • Competitive benefits package including medical, vision, dental and an employee stock purchase plan.
    • Flexible work hours & generous PTO policy.

    If interested in this role please apply here or send your email directly to -

    By applying to this role, you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-).



  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...

  • Innogrit

    Design Engineer

    17 hours ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...

  • Broadcom Corporation

    Design Engineer

    17 hours ago


    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's Timing Sign-Off g ...

  • Innogrit

    Design Engineer

    5 days ago


    Innogrit San Jose, United States

    Job Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...


  • Intelliswift Software Inc San Jose, United States

    Design Verification Engineer - Remote / San Jose, CA · Duration 6 months + (can be extended longer) · San Jose, CA / Remote · Design Verification Engineer · UVM · System Verilog · Test Bench Development · SystemC (preferred) · strong C/C++ · ...


  • MIPS Technologies San Jose, CA, United States

    Staff Design Engineer - Microarchitect. In this role you will be responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. This position will be responsible for all aspects of the design including Performance, Power, and Area. · Dri ...


  • Acceler8 Talent San Jose, United States

    Design Verification Engineer – San Jose, CA · Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. · You'll play a key ...


  • AlfaTech San Jose, United States

    About Us · Our mission is to always put our clients first by offering the most innovative, energy efficient, and sustainable solutions to every project, with a focus on our collective environment and its future. Our working culture perpetuates our standards; each team member is v ...


  • AlfaTech San Jose, United States

    About Us · At AlfaTech we believe in more than just engineering solutions; we believe in promoting a culture of agility, collaboration, and inclusion. As a leading consulting engineering firm, we provide thoughtful engineering design that is technologically forward thinking, inno ...


  • Sedaa San Jose, United States

    **********************WE DO NOT ACCEPT C2C APPLICANTS*************** · Job title - Verification Hardware Design Expert/Engineer · Location - San Jose (onsite) · Our client, a very well-known router and PC board manufacturing company is looking for Hardware Board Design Enginee ...

  • LanceSoft, Inc.

    RTL Design Engineer

    16 hours ago


    LanceSoft, Inc. San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. ...


  • Synapse Design San Jose, United States

    Synapse Design is looking forward to hire Design Verification Engineer expert. · Experience:: +10 years · Requirements: · Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. · Proficient in debugging complex SOC or CPU core designs involvin ...

  • LanceSoft, Inc.

    RTL Design Engineer

    16 hours ago


    LanceSoft, Inc. San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • LanceSoft, Inc.

    RTL Design Engineer

    1 week ago


    LanceSoft, Inc. San Jose, United States

    Note:- This is senior level position not an junior level or entry level · 10+ years of Experience with RTL Design Engineer · KEY RESPONSIBILITIES: · • Microarchitecture development of IP subsystems · • Perform RTL design of digital components. · • Work with functional verificati ...

  • EDA Cafe

    Senior Design Engineer

    17 hours ago


    EDA Cafe San Jose, United States

    This is a full-time on-site role for a Design Verification Engineer located in Milpitas, CA. The Design Verification Engineer will be responsible for formal verification, RTL design, computer architecture, functional verification, and debugging. Qualifications Experience in forma ...


  • OPENEDGES Technology, Inc. San Jose, United States

    OPENEDGES develops AI edge computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Principal Design Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...


  • ASICSoft San Jose, United States

    BSEE or BS in Computer/Electrical Engineering with 8+ years of related experience or MSEE with 6+ years of related experience · Experience with High Speed Network Interfaces (10G/25G/100G/400G) · Experience with high-speed SERDES (>=25G) system design, signal integrity issues, ...