Jobs
>
San Jose

    Principal Mixed-Signal Design Engineer - San Jose, United States - Infinera

    Default job background
    Full time
    Description

    CA Pay Range (Annual):

    $161, $299,000.00

    At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible forequity grants,discretionary bonuses,orcommission payments. The amount of these incentives is based on the terms of the Company's incentive plans, the Company's financial performance, and/or individual employee job performance.

    Infinera also offers paid leave, medical,

    dental, and vision coverage, 401(k), life, and disability insurance and to

    eligible employees.

    The successful candidate shall lead the design efforts of high-speed low-noise clocking circuity, including the fractional-N phase locked loops and the clock distribution networks.

    Imagine being part of a team that is fundamentally changing the way people communicate, the way they collaborate, the way they watch TV and explore the universe through the internet. Utilizing our uniquely differentiated technology, we have created an Intelligent Transport Network with more speed, capacity, and scalability than ever before. Imagine a world with unlimited bandwidth. The network of tomorrow will allow for content and creativity limited only by the imaginations of its users.

    If this is something that interests you, that excites you, come take a look at a team not bound by large company obstacles and bureaucracy, where an idea today can be set in motion tomorrow. Come take a look at Infinera

    The high-quality clocking circuitry is the backbone of the high-speed mixed-signal IPs under development here in Infinera. You will have the great chance to demonstrate your creativity and superior technical competency by leading the design efforts to help Infinera hold the market leadership. We together will revolutionize the era of efficient high-speed transmission.

    Essential Functions and Key Responsibilities:

  • Design, simulate, and verify the high frequency fractional-N PLLs.
  • Architect, model, and simulation the noise accumulation and the skew of the clock distribution trees.
  • Model, optimize, and measure the phase noise and jitter performance, and the skew of the whole clocking networks.
  • Design and implement the high-frequency / low-noise VCOs.
  • Collaborate and/or supervise other team members for system design implementation, layout floor planning, and system level modeling.
  • Mandatory Knowledge/Skills/Abilities:

  • Have good tracking records in designing low phase noise LC-VCO based PLLs to production.
  • Abundant knowledge in the design trade-offs among different VCO topologies for MM-Wave applications, including but not limited to LC-VCO, TWO, SWO, etc.
  • Hands-on in designing the clock distribution network in Cadence environment.
  • Good at modeling the phase noise and spurs of the frac-N PLLs.
  • Possess extensive experience in designing and implementing the high frequency VCOs and clock trees with EMX tools.
  • Have a decent understanding in CMOS analog / mixed signal design overall.
  • Preferred Knowledge/Skill/Abilities:

  • Good at supervising testing activities.
  • Fluent in verbal and written communications.
  • Independently resolves issues and conquer design challenges.
  • Self-motivated and detail oriented.
  • Has good interpersonal skills.
  • Education and Experience Requirements:

  • M.S. in E.E. with 10+ years' experience, or Ph.D. in E.E. with 6+ years' experience
  • #LI-SR2



  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...


  • Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...

  • Innogrit

    Design Engineer

    3 days ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...

  • Broadcom Corporation

    Design Engineer

    3 days ago


    Broadcom Corporation San Jose, United States

    Please Note: · 1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's Timing Sign-Off g ...

  • Innogrit

    Design Engineer

    14 hours ago


    Innogrit San Jose, United States

    Job Description · Job DescriptionSalary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossing ...


  • MIPS Technologies San Jose, CA, United States

    Staff Design Engineer - Microarchitect. In this role you will be responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. This position will be responsible for all aspects of the design including Performance, Power, and Area. · Dri ...


  • Theery San Jose, United States

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We ...


  • AlfaTech San Jose, United States

    About Us · At AlfaTech we believe in more than just engineering solutions; we believe in promoting a culture of agility, collaboration, and inclusion. As a leading consulting engineering firm, we provide thoughtful engineering design that is technologically forward thinking, inno ...


  • The Ash Group San Jose, United States

    *W2 Only, No C2C/third parties* · Position: Physical Design Verification Engineer · Location: Sunnyvale, CA (onsite) · Duration: 7-month contract · Experience level: 10-15 years · What You'll Be Doing: · EM/IR analysis and fixing for digital and Analog designs. · Flow Development ...


  • Sedaa San Jose, United States

    **********************WE DO NOT ACCEPT C2C APPLICANTS*************** · Job title - Verification Hardware Design Expert/Engineer · Location - San Jose (onsite) · Our client, a very well-known router and PC board manufacturing company is looking for Hardware Board Design Enginee ...

  • LanceSoft, Inc.

    RTL Design Engineer

    3 days ago


    LanceSoft, Inc. San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...


  • AlfaTech San Jose, United States

    Job Description · Job DescriptionSalary: $70,000 - $80,000 annually · ______________________________________________________________________ · Design Engineer, Controls · About Us · At AlfaTech we believe in more than just engineering solutions; we believe in promoting a culture ...


  • Antora Energy San Jose, United States

    At Antora, we're on a mission to stop climate change. And we can't do that unless we tackle the 30% of global emissions that come from industry.Antora is unlocking zero-emissions industrial energy, cheaper than fossil fuels. Antora's thermal batteries store energy from renewables ...


  • AlfaTech San Jose, United States

    About Us · Our mission is to always put our clients first by offering the most innovative, energy efficient, and sustainable solutions to every project, with a focus on our collective environment and its future. Our working culture perpetuates our standards; each team member is v ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...


  • Jacobs San Jose, United States

    Thriving communities. Healthy cities. A brighter future. What we do is more than building roads, we work every day to make the world better for everyone. If you want to join a company invested in you and your success, join us as a Roadway Design Engineer. Based in Northern Califo ...


  • Alfa Tech Consulting San Jose, United States

    About Us · Our mission is to always put our clients first by offering the most innovative, energy efficient, and sustainable solutions to every project, with a focus on our collective environment and its future. Our working culture perpetuates our standards; each team member is ...


  • The Ladders San Jose, United States

    Role Description · This is a full-time, on-site role as a Design Verification Engineer SOC at Mirafra Technologies. As a Design Verification Engineer SOC, you will be responsible for tasks such as formal verification, RTL design, computer architecture, functional verification, an ...