GenAI Physical Synthesis Engineer - Santa Clara

Only for registered members Santa Clara, United States

1 week ago

Default job background
$181,100 - $318,400 (USD)

Job summary

Do you love building intelligent solutions that revolutionize chip design?

Responsibilities

  • Design and develop GenAI-powered agentic applications for physical synthesis optimization and automation
  • Implement intelligent agents using Model Context Protocol (MCP) and other agentic frameworks to enhance synthesis flows

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members Santa Clara, CA

    We are seeking a highly skilled and experienced timing and Synthesis Engineer to join our team. · The ideal candidate will have a strong background in timing constraints development, synthesis, front-end implementation flows & methodologies for both SOC level and block level. · ...

  • Only for registered members San Jose $120,000 - $192,000 (USD)

    The RTL Synthesis Engineer will debug timing/area/congestion issues and work with RTL & Physical designers to resolve them. · ...

  • Only for registered members San Jose, CA

    This position is responsible for debugging timing/area/congestion issues and working with RTL & Physical designers to resolve them. · Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them. · Run Formal Verification checks between RTL and G ...

  • Only for registered members San Jose Full time $120,000 - $192,000 (USD)

    RTL Synthesis Engineer will debug timing/area/congestion issues and work with RTL & Physical designers to resolve them. · ...

  • Only for registered members Santa Clara $181,100 - $318,400 (USD)

    +Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. · +Early RTL health assessment to detect potential timing/gate-depth issues and collaborating with the RTL u0026 physical design tea ...

  • Only for registered members Cupertino, CA

    As an SOC/ASIC Integration & Synthesis Engineer at Apple, you will be part of a dynamic group defining flows and methodologies for complex chip implementation. You will drive front-end integration activities, work on methodology improvements, low power design, RTL integration and ...

  • Only for registered members Santa Clara, CA

    Apple is looking for a hardworking engineer for our CPU Gate Level Synthesis role to assess and optimize design quality. · ...

  • Only for registered members Santa Clara, CA

    +Job summary · Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. · +Early RTL health assessment to detect potential timing/gate-depth issues and collaborating with the RTL & physical ...

  • Only for registered members San Francisco Bay Area

    We're seeking an experienced Frontend Synthesis/STA Engineer to join our team. · Design and implement digital circuits using Verilog or VHDL. · Perform synthesis and optimization of digital designs. · Conduct static timing analysis (STA) to ensure design meets timing requirements ...

  • Only for registered members Cupertino, CA

    We are searching for a talented engineer to join our exciting team of problem solvers as an SOC/ASIC Integration & Synthesis Engineer. · Drive all front-end integration activities like Integration, Synthesis, UPF, · Logical Equivalence, ECO etc. · Work closely on methodology impr ...

  • Only for registered members San Jose, CA

    Cadence Design Systems is looking for a highly motivated software engineer to work as a member of the R&D staff on Cadence's Genus Synthesis Solution product. · We're doing work that matters. Help us solve what others can't. · ...

  • Only for registered members San Jose Full time $154,000 - $286,000 (USD)

    Cadence Design Systems is looking for a highly motivated software engineer to work as a member of the R&D staff on Cadence's Genus Synthesis Solution product. · Proficient in C/C++ · Excellent programming and software engineering skills · Experience with UNIX and/or LINUX platfor ...

  • Only for registered members Cupertino $181,100 - $318,400 (USD)

    We are searching for a talented engineer to join our exciting team of problem solvers. · As an SOC/ASIC Integration u0026 Synthesis Engineer, you will have responsibilities spanning various aspects of SOC design:n- Drive all front-end integration activities like Integration, Synt ...

  • Lead STA

    4 days ago

    Only for registered members Santa Clara $176,300 - $264,500 (USD)

    Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. · Lead full-chip and sub-system level Static Timing Analysis (STA) and timing closure for ...

  • Only for registered members Santa Clara $175,000 - $220,000 (USD)

    Physical design engineer supporting the full chip creation, · layout and final delivery of GDS-2. · ...

  • Only for registered members Santa Clara $181,100 - $318,400 (USD)

    We're seeking research scientists/engineers to create breakthrough innovations in machine learning, computer vision, computer graphics, and related areas. · ...

  • Only for registered members Santa Clara $196,000 - $310,500 (USD)

    +p>Job summary: We are now looking for a Senior ASIC Design Engineer that will implement high performance RTL to achieve design targets. · +QualificationsBachelors Degree or equivalent experience in Electrical Engineering. · 8+ years of meaningful work experience. · +Responsibili ...

  • Only for registered members Santa Clara $196,000 - $310,500 (USD)

    We are now looking for a Senior ASIC Design Engineer. · NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's.This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging ...

  • Only for registered members Santa Clara $136,000 - $264,500 (USD)

    We are now looking for an ASIC Design Engineer. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and artificial intelligence. · NVIDIA has crafted a team o ...

  • Only for registered members Santa Clara $196,000 - $310,500 (USD)

    We are looking for a Senior ASIC Design Engineer to join our Switch Silicon team. As a Design Engineer at NVIDIA, you'll join a group of hardworking engineers developing the next generation, groundbreaking Switch Silicon chips. · ...