-
Verification Engineer
3 weeks ago
Cosmik Systems LLC Austin, United StatesVerify complex design blocks using equally complex SV/UVM verification environments · Develop and execute pre-silicon verification test plans · Develop directed and random verification tests to validate block and IP functionality · Develop verification components and tools · Deve ...
-
Design Verification Engineer
3 weeks ago
Wipro Austin, United StatesJob Description: · 5 to 10 years of Experience in pre-silicon RTL Verification /IP Verification / SOC verification Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM). · Domain expertise in one or more of the following areas System ...
-
ASIC Verification Engineer
3 weeks ago
Engtal Austin, United StatesJoin our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an ASIC Verification Engineer, you will play a crucial role in ensuring th ...
-
Design Verification Engineer
2 weeks ago
Zenex Partners Austin, United StatesDescription · Design Verification Engineer · 12 Months contract with possibility of extension · Austin, TX (Hybrid 3 - 4 days in office) · As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Sy ...
-
Design Verification Engineer
1 week ago
5V Tech | Certified B Corp™ Austin, United StatesStaff-level SoC Design Verification Engineer · Austin, TX, USA · Up To $230,000 Per Year + 15% Bonus, RSUs, Other Benefits · Permanent, Full-time · Hybrid Working Flexibility - Remote Potential · Passionate about building the future of the connected world? Join the Mission-Critic ...
-
Senior Verification Engineer
3 weeks ago
Core Asic Austin, United StatesResponsibilities: · Design and implement verification plans. · Develop and execute test cases to ensure the functionality, performance, and reliability of the chip design. · Collaborate with the hardware design team to identify and resolve issues. · Working in a UVM environme ...
-
System Verification Engineer
3 weeks ago
NVIDIA Austin, United StatesNVIDIA's invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing — with the GPU-accelerated servers acting as ...
-
Principal Verification Engineer
3 weeks ago
NXP Semiconductors Austin, United StatesThis vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...
-
Principal Verification Engineer
3 weeks ago
Insight Global Austin, United StatesInsight Global is hiring a Principal Verification Engineer for a leading Semiconductor company's microcontrollers and microprocessors digital IP team. The digital IP team develops best in class digital IPs for Automotive business and Advanced microcontrollers which offer sensor a ...
-
Design Verification Engineer
3 weeks ago
Whoznxt Austin, United StatesDesign Verification Engineer (GPU) · 6 Months Contract · Local to market in Austin, TX - - Hybrid onsite 3 days per week (No Remote candidate) · As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a ne ...
-
Principal Verification Engineer
3 weeks ago
NXP Semiconductors N.V. Austin, United StatesThis vacancy is within MME MCU/MPU Digital IP team we develop best in class digital IPs for Automotive business and/or Advanced microcontrollers in NXP which offers sensor and processing technology that drives all aspects of the secure connected cars of today and the autonomous c ...
-
Design Verification Engineer
3 weeks ago
ACL Digital Austin, United StatesPosition: Design Verification Engineer · Location: Austin, TX (Onsite/Hybrid) · Position Overview: · 5+ years of relevant experience in Design Verification. · Experience with System Verilog and UVM is a must. · Strong experience in testbench development such as UVM methodolo ...
-
Design Verification Engineer
3 weeks ago
Mastech Digital Austin, United StatesJob Title :Design Verification Engineer · Location: Austin, TX · Requirements · • 5-15 year's industry experience in a design verification role. · • Proficient in System Verilog/UVM/OVM, OOP/C++ · • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus · ...
-
CPU Verification Engineer
1 week ago
IBM Austin, United StatesIntroduction · IBM Infrastructure is a catalyst that makes the world work better because our clients demand it. Heterogeneous environments, the explosion of data, digital automation, and cybersecurity threats require hybrid cloud infrastructure that only IBM can provide. · Your ...
-
Design Verification Engineer
2 weeks ago
Xoriant Corporation Austin, United StatesJob Title: Design Verification Engineer #368877 · Duration: 12+ months (Possible Extension-Long Term Project) · Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite) · Description · As a Design Verification Engineer you will contribute to the functional verification of GPU S ...
-
Design Verification Engineer
1 week ago
Platform Recruitment Austin, United StatesDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California · I'm working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I'm looking for individuals with a range of experience levels. Whether you're a b ...
-
Senior Verification Engineer
3 weeks ago
Microsoft Corporation Austin, United StatesMicrosoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Verification Engineer to build the world's fastes ...
-
Design Verification Engineer
3 weeks ago
Correct Designs Austin, United StatesDesign Verification Engineer · Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. · Correct Designs is currently seeking talented Verification Engineers with prior Sy ...
-
ASIC Verification Engineer
6 days ago
NVIDIA Austin, United StatesNVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer grap ...
-
Design Verification Engineer
2 weeks ago
Zenex Partners Austin, United StatesDescription · Design Verification Engineer · 12 Months contract with possibility of extension · Austin, TX (Hybrid 3 - 4 days in office) · As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memor ...
Senior Principal Verification Engineer - Austin, United States - NXP Semiconductors N.V.
Description
Role Summary:
We are part of MCU/MPU Engineering, a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (IoT), Networking, and Radio Frequency products, with expertise in hardware engineering, including architecture, IP, and full SoC Design.
The team is challenged to produce industry-leading solutions covering very cost-sensitive, low-power devices to highly integrated, high-performance, multi-cohort devices compliant with the latest automotive and industrial safety and security standards.
Job Responsibility:
Responsible for the pre-silicon verification of IP modules or, IP subsystems
Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)
Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.
Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.
Define and develop test cases in an appropriate verification framework.
Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.
Responsible for driving best practices and improving efficiencies across the IP teams.Mentoring a team of engineers
Job Qualification:
Degree in Electrical Engineering or Computer Science, with 10+ years of experience on IP/Sub-System Verification
Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.
Experience in Microcontroller and Microprocessor architecture, Interconnect, Cache Coherency.
Experience in protocols like AHB/AXI/CHI, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers.
Advanced knowledge of Verilog, System Verilog, C/C++, Shell.
Good knowledge in scripting like Perl, TCL or Python is a plus
High proficiency in Metric Driven Verification concepts, functional and code coverage.
Expertise in directed and constrained random methodologies.
Good knowledge of formal verification methodologies and assertions.
Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.
Excellent written and verbal communication skill.
Job location:
Austin, TX-this is a hybrid role with in-office 2-3 days a week.
This is NOT a remote position, so relocation to Austin would be required if you are not a local candidate.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law.
#J-18808-Ljbffr